




Figure 9.37 Ac results of the power stage show a gain deficit at the selected crossover frequency.




Figure 9.38 The power stage exhibits a large gain excess at the targeted crossover frequency value.

expresses a crossover value high enough so that the capacitive contribution becomes negligible, leaving the unavoidable ESR undershoot. This approximate formula is:

$$f_c \approx \frac{0.24}{C_{out}r_C} \quad (9.46)$$

In both cases, we have an output capacitor of 1 mF, affected by a 20-mΩ ESR value. According to (9.46), we must place the crossover frequency at:

$$f_c \approx \frac{0.24}{1000\mu \times 20m} = 12 \text{ kHz} \quad (9.47)$$

Extracting the transfer function data at this frequency gives us for the bipolar-based regulator:

$$|H(12 \text{ kHz})| = -14 \text{ dB} \quad (9.48)$$

$$\angle H(12 \text{ kHz}) = -34^\circ \quad (9.49)$$

For the LDO type, we have:

$$|H(12 \text{ kHz})| = 15 \text{ dB} \quad (9.50)$$

$$\angle H(12 \text{ kHz}) = -100^\circ \quad (9.51)$$

The lack of voltage gain for the first power stage makes sense since we drive a common-collector architecture. For the second, the inverter behind the op amp provides gain and the series-pass element does as well.

To check what type of compensator we need, let's evaluate the necessary phase boost at crossover for a 60° phase margin objective. In the first case, we have:

$$boost = \varphi_m - \arg T(f_c) - 90^\circ = 60 + 34 - 90 = 4^\circ \quad (9.52)$$

There is almost no phase boost required; the compensation could be realized with a simple type 1 compensator. For the LDO type, the necessary phase boost amounts to:

$$boost = \varphi_m - \arg T(f_c) - 90^\circ = 60 + 100 - 90 = 70^\circ \quad (9.53)$$

In this second case, we need a type 2 compensator. For the sake of comparing similar structures, we have adopted two type 2 compensators.

For the first regulator, given the 4° phase boost, both the pole and zero will be almost coincident:

$$f_p = \tan\left(\frac{boost}{2} + \frac{\pi}{4}\right)f_c = \tan\left(\frac{4}{2} + 45\right) \times 12k = 12.9 \text{ kHz} \quad (9.54)$$

$$f_z = \frac{f_c}{\tan\left(\frac{\text{boost}}{2} + \frac{\pi}{4}\right)} = \frac{12k}{\tan\left(\frac{4}{2} + 45\right)} = 11.2 \text{ kHz} \quad (9.55)$$

The mid-band gain is adjusted by the resistor R_2 :

$$R_2 = \frac{R_4 f_p G \sqrt{\left(\frac{f_c}{f_p}\right)^2 + 1}}{f_p - f_z \sqrt{\left(\frac{f_z}{f_c}\right)^2 + 1}} = \frac{10k \times 12.9k \times 10^{\frac{14}{20}} \sqrt{\left(\frac{12k}{12.9k}\right)^2 + 1}}{12.9k - 11.2k \sqrt{\left(\frac{11.2k}{12k}\right)^2 + 1}} = 384 \text{ k}\Omega \quad (9.56)$$

R_4 in the previous formula is the upper resistor in the divider bridge.

The capacitors values come easily:

$$C_1 = \frac{1}{2\pi R_2 f_z} = 37 \text{ pF} \quad (9.57)$$

$$C_2 = \frac{C_1}{2\pi f_p C_1 R_2 - 1} = 247 \text{ pF} \quad (9.58)$$

You could also apply the k factor technique as described in Appendix 5B, as it would lead to the exact same results. These capacitors values are rather low, and, if necessary, it would be easy to increase them by changing the divider network impedance. We currently have 10 k Ω for R_4 and R_5 . Should we diminish these two values to 1 k Ω , C_1 and C_2 would, respectively, equal 370 pF and 2.47 nF while R_2 would drop to 38 k Ω .

The compensation for the LDO follows a similar path. To provide a 70° phase boost at a 12-kHz crossover frequency, we will place a pole and a zero at:

$$f_p = \tan\left(\frac{\text{boost}}{2} + \frac{\pi}{4}\right) f_c = \tan\left(\frac{70}{2} + 45\right) \times 12k \approx 68 \text{ kHz} \quad (9.59)$$

$$f_z = \frac{f_c}{\tan\left(\frac{\text{boost}}{2} + \frac{\pi}{4}\right)} = \frac{12k}{\tan\left(\frac{70}{2} + 45\right)} = 2.1 \text{ kHz} \quad (9.60)$$

The mid-band gain is adjusted by the resistor R_2 :

$$R_2 = \frac{R_4 f_p G \sqrt{\left(\frac{f_c}{f_p}\right)^2 + 1}}{f_p - f_z \sqrt{\left(\frac{f_z}{f_c}\right)^2 + 1}} = \frac{10k \times 68k \times 10^{-\frac{15}{20}} \sqrt{\left(\frac{12k}{68k}\right)^2 + 1}}{68k - 2.1k \sqrt{\left(\frac{2.1k}{12k}\right)^2 + 1}} = 1.8 \text{ k}\Omega \quad (9.61)$$

R_4 in the previous formula is the upper resistor in the divider bridge.

The capacitors values come easily:

$$C_1 = \frac{1}{2\pi R_2 f_z} = 49 \text{ nF} \quad (9.62)$$

$$C_2 = \frac{C_1}{2\pi f_p C_1 R_2 - 1} = 1.3 \text{ nF} \quad (9.63)$$

We can now run another ac simulation and check the loop gain response by probing the error amp voltage. The results for both configurations appear in Figure 9.39 and are very close to what we wanted. Some discrepancy can always happen, especially if we consider the op amp origin pole role.

9.3.3 Testing the Transient Response

We now have all of our component values. They are passed to the simulator as simple values or they can be automated as shown on the graph. Automation is interesting if you want to explore different phase margins on the fly: the corresponding transient response is immediate as all elements are recomputed before simulation start. To test our regulator step load response, we will sweep the output current from 1 A to 2 A in 10 μs . We purposely remove the inductive contribution to precisely see the resistive effect. The results appear in Figure 9.40.




Figure 9.39 The ac responses show the right crossover frequencies and phase margins on both designs.




Figure 9.40 The transient response shows that the sole contributor to the voltage undershoot is the capacitor ESR.

The upper portion of the graph shows the bipolar-based regulator response. The compensation is performed by a pure integrator (pole and zero are almost coincident, turning the type 2 into a type 1). As expected, there is slight overshoot (0.03 percent), but the undershoot is exactly dictated by the ESR. The capacitive contribution does not exist. The following graph shows the response of the LDO for the same output stimulus. In this case, we have a zero located at 2 kHz. The recovery time is a bit longer (because of the zero presence in the low frequency portion) but the slight overshoot is gone. The undershoot is nicely given by the ESR alone, no capacitive contribution.

For the sake of the example, if we decrease the crossover frequency to 5 kHz we should see the capacitive contribution coming back in the picture. Figure 9.41 demonstrates this fact with the P-channel-based LDO. The whole response is no longer given by the ESR alone, but by the capacitor as well. As the crossover went down, the response time naturally expands.

9.4 Design Example 3: A CCM Voltage-Mode Boost Converter

Among switching converters, the boost topology is a popular design whose applications range from batteries-operated portable devices to high power ac-dc preconverters. Using two storage elements, this second-order converter can be designed to operate in the CCM at the lowest input voltage and the heaviest load. This design




Figure 9.41 When the crossover frequency decreases to 5 kHz, the capacitive contribution shows up again.

example shows how to stabilize a CCM voltage-mode boost converter delivering 19 V from a car battery.

9.4.1 The Power Stage Transfer Function

You know the compensation of a given converter starts with its small-signal transfer function noted $H(s)$. Within this transfer function appear multiple poles, zeros, static gains, and so on. The dc operating point of the converter represents an important starting point which is, most of the time, required to compute the position of the aforementioned poles and zeros. With a boost converter operated in CCM and implementing voltage mode control, the dc transfer function M , when neglecting ohmic losses, is defined by:

$$M = \frac{V_{out}}{V_{in}} = \frac{1}{1 - D} \quad (9.64)$$

where D represents the duty ratio that can be immediately extracted from (9.64):

$$D = \frac{V_{out} - V_{in}}{V_{out}} \quad (9.65)$$

The CCM boost transfer function appears in numerous textbooks and [12] has compiled and documented several other topologies in both voltage and current-

mode controls. The control-to-output transfer function of the CCM boost converter operating in voltage mode appears in the following equation:

$$\frac{V_{out}(s)}{V_{err}(s)} = H_0 \frac{\left(1 + \frac{s}{\omega_{z1}}\right) \left(1 - \frac{s}{\omega_{z2}}\right)}{1 + \frac{s}{Q\omega_0} + \left(\frac{s}{\omega_0}\right)^2} \quad (9.66)$$

By control-to-output, we mean how the ac voltage present on the error amplifier output propagates through the pulse width modulator (PWM) and drives the boost converter output voltage. Equation (9.66) indicates the presence of two zeros, one of them being our right half plane zero (RHPZ, ω_{z2}) plus a double pole located at ω_0 , affected by a quality factor Q . The definitions of these elements are the following:

$$\omega_{z1} = \frac{1}{r_C C} \quad (9.67)$$

$$\omega_{z2} \approx \frac{R(1-D)^2}{L} \quad (9.68)$$

$$H_0 = \frac{V_{out}^2}{V_{in} V_{peak}} \quad (9.69)$$

$$\omega_0 \approx \frac{1-D}{\sqrt{LC}} \quad (9.70)$$

$$Q \approx \frac{\omega_0}{\frac{r_L}{L} + \frac{1}{C(r_C + R)}} \quad (9.71)$$

where r_C represents the output capacitor C ESR, V_{in} and V_{out} are, respectively, the input and output voltages; V_{peak} is the PWM modulator sawtooth amplitude; L is the boost converter inductor affected by r_L , its series resistance; D is the converter duty ratio; and Q the quality factor linked to the double pole.

To illustrate the boost converter ac response, we will take the example of a simple 60-W dc-dc converter elevating a 12-V battery voltage to a 19-V level, as in a notebook application powered from a car battery. Its specifications are as follows:

$$\begin{aligned} V_{in,max} &= 15 \text{ V} \\ V_{in,min} &= 11.5 \text{ V} \\ V_{out} &= 19 \text{ V} \\ I_{out} &= 3 \text{ A} \\ R &= 19/3 = 6.33 \text{ } \Omega \end{aligned}$$

Phase margin at cross over greater or equal to 60° , worse case.

The calculation steps using software from [17] give us the following values:

$$\begin{aligned} F_{sw} &= 100 \text{ kHz} \\ V_{peak} &= 2 \text{ V} \\ L &= 50 \text{ } \mu\text{H}, r_L = 10 \text{ m}\Omega \\ C &= 1000 \text{ } \mu\text{F}, r_C = 20 \text{ m}\Omega \end{aligned}$$

From these values, we first evaluate the operating duty cycle at the lowest input voltage thanks to (9.65):

$$D = \frac{19 - 11.5}{19} = 0.395 \quad (9.72)$$

Then, we can proceed with the poles/zeros positions as defined by equations (9.67) through (9.71):

$$f_{z_1} = \frac{1}{2\pi \times 20m \times 1m} = 7.9 \text{ kHz} \quad (9.73)$$

$$f_{z_2} = \frac{6.33 \times (1 - 0.395)^2}{2\pi \times 50u} = 7.4 \text{ kHz} \quad (9.74)$$

$$20\text{Log}_{10}(H_0) = 20\text{Log}_{10}\left(\frac{19^2}{11.5 \times 2}\right) = 23.9 \text{ dB} \quad (9.75)$$

$$f_0 = \frac{1 - 0.395}{2\pi \times \sqrt{50u \times 1m}} = 430.8 \text{ Hz} \quad (9.76)$$

$$Q = \frac{2.7k}{\frac{10m}{50u} + \frac{1}{1m \times (20m + 6.33)}} = 7.57 \text{ or } 17.6 \text{ dB} \quad (9.77)$$

These results indicate the presence of a double pole placed at 430 Hz and affected by a 17.6-dB quality factor. This resonant frequency will move in relationship to the input voltage as it affects the duty ratio. The worst case occurs at the minimum input voltage and full load. However, once the compensation circuit is calculated, it is of the designer duty to make sure that the phase and gain margins do not degrade over the whole input voltage and load ranges. Also, as parasitic elements are involved, their impact on the final loop gain must also be carefully evaluated.

Once we have the numerical results, we have several choices to plot the CCM boost converter Bode response. One possibility consists of using scientific software such as Mathcad®, which can directly handle modules and imaginary notation via dedicated functions. This is the simplest and fastest approach. Unfortunately, for people who do not own such a software, we need to offer something simpler. For instance, directly extracting the module and argument of (9.66) via the poles and zeros positions is a possible solution that can be easily used with Excel® for instance. Capitalizing on this remark, the module and argument of $H(s)$ appear through (9.78) and (9.79).

$$|H(f)| = 20\text{Log}_{10} \left[H_0 \frac{\sqrt{1 + \left(\frac{f}{f_{z1}}\right)^2} \sqrt{1 + \left(\frac{f}{f_{z2}}\right)^2}}{\sqrt{\left(1 - \left(\frac{f}{f_0}\right)\right)^2 + \left(\frac{f}{f_0 Q}\right)^2}} \right] \quad (9.78)$$

$$\arg H(f) = \tan^{-1}\left(\frac{f}{f_{z1}}\right) - \tan^{-1}\left(\frac{f}{f_{z2}}\right) - \tan^{-1}\left[\frac{f}{f_0 Q} \frac{1}{1 - \left(\frac{f}{f_0}\right)^2}\right] \quad (9.79)$$

Once these equations are entered into the calculation tool of your choice, the complete Bode diagram can be unveiled, as shown in Figure 9.42.

We are now to the point where you need to select the crossover frequency. The crossover frequency of a CCM boost converter is limited in the upper range by the lowest RHPZ position. As explained in Chapter 2, we need to limit the duty ratio slew-rate by selecting a crossover frequency well below the worse case RHPZ position. Experience shows that below 30 percent of this position gives adequate results. In our case, based on what (9.74) tells us, the maximum crossover frequency we can reasonably obtain is:

$$f_c < 0.3 \times 7.4k < 2.2 \text{ kHz} \quad (9.80)$$

Another consideration concerns the resonant frequency. You must always consider a crossover frequency beyond the region where the peak occurs. Otherwise, the loop will not offer enough gain to damp the LC network peaking in the output impedance expression, bringing instability to your converter. A common rule is




Figure 9.42 The boost converter CCM transfer function can quickly be plotted thanks to (9.78) and (9.79).

to recommend at least three times the maximum resonant frequency. In the CCM boost converter, this resonant frequency changes with the input conditions, reaching its maximum for a 15-V input level. In this case, (9.76) predicts a resonant peak placed at 562 Hz. Therefore, the crossover frequency must stay above:

$$f_c > 3 \times 562 > 1.68 \text{ kHz} \quad (9.81)$$

Combining (9.80) and (9.81), we will adopt a crossover point of 2 kHz. What if (9.81) would give an unrealistically high value? In that case, you would still have the solution to increase the output capacitor to push the resonance in a lower frequency region. Nevertheless, you must still make sure that the selected crossover frequency and the available capacitor lead to a theoretical undershoot compatible with your specification. Otherwise, another calculation iteration is necessary.

Now that we have selected a crossover frequency, you can either read the graph or use the magnitude/phase equations to extract the module and the phase rotation at 2 kHz for a maximum load and a 11-V input voltage. We obtain

$$|H(2k)| = -1.77 \text{ dB} \quad (9.82)$$

$$\arg H(2k) = -179^\circ \quad (9.83)$$

9.4.2 Compensating the Converter

The loop stability exercise consists of shaping the compensator $G(s)$ to provide a gain at 2 kHz that compensates the gain deficiency (or excess) extracted at the crossover frequency. This way, we will satisfy $|H(f_c)G(f_c)| = 1$ implying a crossover at f_c . In our example, we must provide a gain of 1.77 dB when the frequency reaches 2 kHz. For the phase, it is a bit different. You need to provide a certain amount of excess phase at the crossover frequency to obtain the required phase margin PM . If we look for a 60° phase margin, this *boost* is calculated as follows:

$$\text{boost} = \varphi_m - \arg H(f_c) - 90 = 60 + 179 - 90 = 149^\circ \quad (9.84)$$

The phase boost is obtained by placing poles and zeros at proper places. For a boost converter operating in CCM and a needed phase boost greater than 90° , you must use a type 3 compensator. Such an amplifier appears in Figure 9.43, together with the boost power stage configuration.

How do we adjust the elements to provide the necessary gain and where to place the poles and zeros? If the k factor works reasonably well for a first-order converter, it often leads to conditional stability in the case of a CCM converter featuring a resonant double pole. This is because the method solely focuses on the crossover region and not what happened before or beyond. For this reason, the manual placement is the preferred way of compensating when complex Bode plots




Figure 9.43 A type 3 compensator can be built with an operational amplifier. It can theoretically boost the phase up to 180° .

are in play. Before we present the method, we first need to introduce the transfer function of the type 3 amplifier. It can be shown that it looks as follows:

$$|G(f)| \approx 20 \cdot \text{Log}_{10} \left[\frac{R_2}{R_3} \frac{\sqrt{1 + \left(\frac{f_{z1}}{f}\right)^2} \sqrt{1 + \left(\frac{f_{z2}}{f}\right)^2}}{\sqrt{1 + \left(\frac{f}{f_{p1}}\right)^2} \sqrt{1 + \left(\frac{f}{f_{p2}}\right)^2}} \right] \quad (9.85)$$

It brings a pole at the origin, a double zero, and a double pole. The pole placed at the origin is found on the vast majority of compensators. It is there to provide high gain in the dc region. This high dc gain reduces the output impedance and improves the static error and the input rejection. This origin pole naturally lags the phase by 90° ($\pi/2$) to which you must add the 180° inversion brought by the op amp (π). Capitalizing on these remarks, the *total* argument of the type 3 arrangement appears as described by (9.86).

$$\arg G(f) = \pi - \left(\tan^{-1} \frac{f}{f_{z1}} + \tan^{-1} \frac{f}{f_{z2}} - \tan^{-1} \frac{f}{f_{p1}} - \tan^{-1} \frac{f}{f_{p2}} - \frac{\pi}{2} \right) \quad (9.86)$$

The most troublesome contributor in the CCM boost converter transfer function is the double pole located at the resonant frequency. One possible solution is to place in G a double zero right at this location. In some converters, it is also interesting to split these zeros, one placed at the resonant frequency and the second slightly below it, to increase the phase margin in the DCM.

If the ESR zero occurs before the crossover frequency, we place a pole right at its location to force the gain decrease. The second pole will be placed at half the switching frequency to make sure enough gain margin exists as the phase margin vanishes to 0° . In our case, the ESR zero occurs after the crossover frequency, but

not too far away from it. To show the impact of this first pole position in the compensator, we will cover two possible strategies.

Strategy 1

1. A double zero f_{z1} and f_{z2} is placed at the lowest resonant frequency (e.g., 430 Hz).
2. A first pole f_{p1} is placed right at the ESR zero occurrence, 7.9 kHz. The purpose of this pole is to force a -1 slope despite the presence of the boost converter resonant pole cancelled by the double zero.
3. A second pole f_{p2} will be placed at half of the switching frequency (50 kHz) to ensure a proper gain rolloff as the phase rotation further degrades. This pole gives the necessary gain margin we need (at least 10–15 dB).
4. Once all locations are known, the resistor R_2 from (9.85) is extracted to provide the proper gain compensation at f_c .
5. Given the selection of the poles/zeros affecting $G(s)$, we will evaluate the loop $T(s)$ resulting phase margin and see if it complies with our specification.

Strategy 2

1. A double zero f_{z1} and f_{z2} is placed below the lowest resonant frequency (e.g., 300 Hz).
2. A first pole f_{p1} is now computed to provide the required phase margin (e.g., 60°).
3. A second pole f_{p2} will be placed at half of the switching frequency (50 kHz) to ensure a proper gain rolloff as the phase rotation further degrades.
4. Once all locations are known, the resistor R_2 from (9.85) is calculated to provide the proper gain compensation at f_c .

When $H(s)$ and $G(s)$ are combined together, we observe the total loop noted $T(s)$. The loop phase margin PM after compensation is evaluated as the distance of the total phase rotation at f_c i.e. $\arg T(f_c)$ and the 0° limit. Mathematically, it can be expressed as follows:

$$\varphi_m = \arg H(f_c) + \arg G(f_c) - 0^\circ \quad (9.87)$$

Strategy 1 applied to (9.86) gives us a total phase lag for the compensator G at 2 kHz equal to:

$$\arg G(f) = 180 + 2 \tan^{-1} \frac{2k}{430} - \tan^{-1} \frac{2k}{7.9k} - \tan^{-1} \frac{2k}{50k} - 90 \approx 229^\circ \quad (9.88)$$

From (9.87), it leads to a final loop phase margin of:

$$\varphi_m = \arg H(f_c) + \arg G(f_c) = -179 + 229 = 50^\circ \quad (9.89)$$

with 50° at an 11.5-V input voltage, increasing to 56° when the boost converter is supplied from 15 V.

For strategy number 2, we will fix the double zero to 300 Hz and adjust the position of the first pole to cope with our 60° phase margin requirement. We know from (9.84) that if the compensator two zeros and the second pole are fixed, the first pole can be placed to offer the required boost of 149° . In (9.86), the equation includes the origin pole phase lag plus the op amp phase reversal. However, the real boost brought by the compensator G is calculated as the phase bump amplitude above the -270° or $-3\pi/2$ limit (see Figure 9.44). Thus, from (9.86), we can extract the contribution of the first pole f_{p1} by removing the $-3\pi/2$ term. Therefore, we have:

$$\tan^{-1}\left(\frac{f_c}{f_{p1}}\right) = \tan^{-1}\left(\frac{f_c}{f_{z1}}\right) + \tan^{-1}\left(\frac{f_c}{f_{z2}}\right) - \tan^{-1}\left(\frac{f_c}{f_{p2}}\right) - \text{boost} \quad (9.90)$$

The pole position is now easily derived and follows (9.91):

$$f_{p1} = \frac{f_c}{\tan\left[\tan^{-1}\left(\frac{f_c}{f_{z1}}\right) + \tan^{-1}\left(\frac{f_c}{f_{z2}}\right) - \tan^{-1}\left(\frac{f_c}{f_{p2}}\right) - \text{boost}\right]} = 9.9 \text{ kHz} \quad (9.91)$$

Using this second strategy, we can recompute our phase margin by calculating the compensator argument at 2 kHz summed with the -179° of the power stage:

$$\arg G(f) = 180 + 2 \tan^{-1} \frac{2k}{300} - \tan^{-1} \frac{2k}{9.9k} - \tan^{-1} \frac{2k}{50k} - 90 \approx 239^\circ \quad (9.92)$$




Figure 9.44 The type 3 compensator boosts the phase between the zeros and the poles. The first strategy offers a phase boost of 139° , whereas the second strategy increases it up to 149° , but to the detriment of the low frequency gain.

And check what the phase margin will be for a 11.5-V input voltage:

$$\varphi_m = \arg H(f_c) + \arg G(f_c) = 239 - 179 = 60^\circ \quad (9.93)$$

If we compute it again at a 15-V input, we now have 66° , which is above the specification target. Both compensation options G_1 and G_2 appear in Figure 9.44.

If strategy 2 offers a more comfortable phase boost than strategy 1, please note the gain reduction in the low frequency region. This is the typical effect of moving the zeros farther down the frequency axis: you obtain a larger phase boost, but it will naturally affect the transient response by slowing down the system. Please note that both gain curves give exactly ≈ 1.8 dB at 2 kHz, compensating the gain deficiency of the power stage.

9.4.3 Plotting the Loop Gain

Once the compensator response is shaped according to your needs, you can now combine it with the boost converter frequency response and obtain the open-loop Bode plot we are looking for. It appears in Figure 9.45. Both strategies exhibit a crossover frequency exactly of 2 kHz, together with the phase margins we predicted.

Again, strategy 1 offers a larger low frequency gain but gives a phase margin below 60° . Strategy 2 improves the phase margin but slightly lowers the gain in the low frequency region.




Figure 9.45 The loop gain combines $H(s)$ and $G(s)$ together. Strategy 1 and 2 give exactly a 2-kHz crossover frequency.

The calculations we have made are related to the typical ESR value of the output capacitor. As everyone knows, this ESR varies from lots to lots but also in temperature. The manufacturer gives you some indications on the minimum and the maximum of this ESR. It is important to perform the stability analysis with the ESR variations fully accounted for. In Table 9.1, we have assumed three different temperatures leading to three different ESR values. Then, thanks to the automated spreadsheet, we have entered these ESR values and collected the resulting phase margins depending on the two selected strategies.

As one can see, strategy 1 fails to offer the minimum acceptable phase margin at high temperature: we are below 45° . It does not say that the circuit will fail in production, but you start to have a design that can potentially be marginally stable. This kind of situation is not recommended for high-volume productions. On the contrary, strategy 2 offers enough margin, even at high temperature where we are still above 50° .

The complete study includes the operation of the boost converter when operated in light load conditions. Unfortunately, the converter will change its mode, transitioning from CCM to DCM. It can be shown that the transition occurs when the load reaches its critical point:

$$R_{\text{crit}} = \frac{2LF_{sw}}{D(1-D)^2} \quad (9.94)$$

It corresponds to a load of $69 \, \Omega$ at a 11.5-V input voltage (5.2 W) or $76 \, \Omega$ at a 15-V level (4.7 W). This is where the analytical analysis finds its limit: the transfer functions, both in ac and dc, change in DCM and all the equations must be updated. The new transfer function in DCM becomes:

$$\frac{V_{out}(s)}{V_{err}(s)} = H_0 \frac{\left(1 + \frac{s}{\omega_{z1}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right)} \quad (9.95)$$

where

$$H_0 = \frac{V_{in}}{V_{peak}} \frac{2}{2M-1} \sqrt{\frac{M(M-1)}{\tau_L}} \quad (9.96)$$

$$M = \frac{V_{out}}{V_{in}} \quad (9.97)$$

$$\tau_L = \frac{2L}{RT_{sw}} \quad (9.98)$$

Table 9.1 Phase Margin Variations Versus ESR Spreads

Temperature ($^\circ\text{C}$)	ESR ($\text{m}\Omega$)	PM, strategy 1 ($^\circ$)	PM, strategy 2 ($^\circ$)
0	40	62	72
25	20	50	60
70	10	43	53

$$\omega_{z_1} = \frac{1}{r_C C} \quad (9.99)$$

$$\omega_{p_1} = \frac{2M-1}{M-1} \frac{1}{RC} \quad (9.100)$$

You will have to take the compensator transfer function calculated to stabilized the CCM power stage and associate it with the transfer function of the power stage in DCM and check crossover and phase margin at both input voltage extremes. If the phase margin is acceptable, then you are done. If not, you will have to try different poles/zeros combinations so that stability is ensured regardless of the operating mode. This is not a Herculean labor, of course, but it clearly complicates and lengthens the stability analysis. This is where an auto-toggling SPICE model is of great help. Furthermore, it helps us predict the transient response in relationship to a set of operating conditions applied to the selected strategy.

9.5 Design Example 4: A Primary-Regulated Flyback Converter

There are ac-dc applications where using an optocoupler is not allowed. It can be for component cost reasons but also in cases where reliability is important, naturally banning optocoupler usage. For low-power applications, around 10W, the classical approach uses a primary-regulated flyback converter. Such a configuration appears in Figure 9.46. You can see two secondary windings: V_{out} is the main one, connected to the output load; it delivers the main power. V_{aux} is the auxiliary voltage supplying the controller and used for regulation purposes. As you can see, they do not share common ground for safety purposes. Isolation between the grounds is solely brought by the transformer. As indicated several times, modern PWM




Figure 9.46 A primary-regulated flyback converter uses a simple transistor to regulate.

controllers do not embark on any kind of onboard. Capitalizing on the fact that all the regulation intelligence is kept on the secondary side, a simple feedback pin is enough to hook an optocoupler. Lacking this element, we will use a simple bipolar transistor to do pull-down job. Its base is driven by a Zener diode. It is a kind of low-gain shunt regulator, actually. The input of this error processing chain is the upper terminal of R_1 , while the output is simply the control voltage V_c .

9.5.1 Deriving the Transfer Function

Most of the designers that I know have implemented this simple circuit by throwing component values based on their feelings! This is the wrong approach: you have to understand how the information is processed and see where weaknesses could hide. Otherwise, how can you stabilize a converter if you do not have a clue of the loop gain transfer function? Trial and error is not acceptable if you are a serious designer.

Based on this remark, we can draw a simplified small-signal schematic using the Ebers-Moll model for Q_1 . The schematic is given in Figure 9.47.

At first glance, it looks like a piece of cake to solve such a transfer function. Well, we will see that fast analytical techniques will be of great help to carry the analysis. First, we count only one storage element, as this is a first-order system. Without knowing if it includes zeros or poles, it must obey the following transfer function:

$$G(s) = G_0 \frac{1 + s/\omega_z}{1 + s/\omega_p} = G_0 \frac{N(s)}{D(s)} \quad (9.101)$$

The first step in the process of deriving the transfer function is to get the dc gain G_0 . This is done by opening all capacitors and shorting inductors if any. The new schematic becomes that of Figure 9.48.

The first equation to derive is the base current I_b :

$$I_b(s) = \frac{V_{aux}(s)}{r_d + R_1 + r_\pi} \quad (9.102)$$

Looking at the right side of the circuit, we can express the output voltage V_c :

$$V_c(s) = -\beta \cdot I_b(s) R_{FB} \quad (9.103)$$




Figure 9.47 If we replace the transistor by its small-signal model, we obtain a simple sketch.




Figure 9.48 The dc transfer function is obtained by opening the capacitor.

Combining both equations, we now have for $s = 0$:

$$\frac{V_c(s)}{V_{aux}(s)} = G_0 = -\beta \cdot \frac{R_{FB}}{r_d + R_1 + r_\pi} \quad (9.104)$$

The capacitor is now put back in place and the schematic is slightly updated as shown in Figure 9.49. To check whether we have zero(s) in the transfer function, let's see if something in the signal path could prevent the excitation V_{aux} from reaching the output V_c .

If we have no response, it means that its upper terminal is 0 and no current flows through R_{FB} . The voltage across capacitor C_b is thus that across r_π :

$$V_\pi = r_\pi I_b(s) \quad (9.105)$$

$$V_{C_b} = \beta \cdot I_b(s) \frac{1}{sC_b} \quad (9.106)$$

As both voltages are equal, we have:

$$\beta \cdot I_b(s) \frac{1}{sC_b} = I_b(s) r_\pi \quad (9.107)$$

If we factor $I_b(s)$, we obtain the following expression:

$$I_b(s) \left[\beta \cdot \frac{1}{sC_b} - r_\pi \right] = 0 \quad (9.108)$$




Figure 9.49 The exercise consists of finding what prevents the excitation from reaching the output.

which can only be realized if:

$$\beta \cdot \frac{1}{sC_b} - r_\pi = 0 \quad (9.109)$$

Solving for s gives us our zero location:

$$\omega_z = \frac{\beta}{C_b h_{11}} \quad (9.110)$$

This is a positive root; we have a nice RHPZ. The numerator can thus be put under the following form:

$$N(s) = 1 - s/\omega_z \quad (9.111)$$

Now that we have our numerator, we can look at the denominator $D(s)$. The denominator of a network depends only on its structure, not on the excitation signal. Regardless of whether you excite it at different inputs, let's say to unveil an output impedance, an input admittance, and so on, the denominator of the obtained transfer function will remain unchanged. The excitation signal can therefore be put to zero: open a current source and short circuit a voltage source. This is what is shown in Figure 9.50, further updated in Figure 9.51 where we lumped r_d and R_1 into a single resistor R :

$$R = r_d + R_1 \quad (9.112)$$

To get the denominator expression, we need to find the time constant in which C_b is associated with the equivalent resistor R_e driving it. In other words, let us derive the resistor expression seen at the capacitor terminals when we removed it from the picture. To derive an impedance, we excite its terminals by a current source (the “excitation”) and we observe the voltage developed across the current source terminals: the “response.” In Figure 9.51, we respectively called these signals $I_T(s)$ and $V_T(s)$.

Let's write some basic equations, starting with the voltage across the resistor R , on the left of the figure:

$$V_R(s) = (I_T(s) + I_b(s))R \quad (9.113)$$




Figure 9.50 The denominator is obtained by setting the excitation signal to zero.

in which the pole is:

$$\omega_p = \frac{1}{C_b \left[\left(1 + \beta \frac{r_d + R_1}{r_d + R_1 + r_\pi} \right) R_{FB} + (r_d + R_1) \parallel r_\pi \right]} \quad (9.122)$$

The complete transfer function for Figure 9.47 is thus:

$$\frac{V_{FB}(s)}{V_{aux}(s)} = -\beta \cdot \frac{R_{FB}}{r_d + R_1 + r_\pi} \cdot \frac{1 - \frac{s}{\beta}}{\frac{C_b h_{11}}{1 + s C_b \left[\left(1 + \beta \frac{r_d + R_1}{r_d + R_1 + r_\pi} \right) R_{FB} + (r_d + R_1) \parallel r_\pi \right]}} \quad (9.123)$$

This equation appears in a clear and ordered way, where you can see the pole and zero locations. This is the strength of the fast analytical techniques.

9.5.2 Verifying the Equations

When running this type of analysis, it is always possible to overlook a condition or a parameter, or simply make a mistake when developing equations. For all of these reasons, I will verify the ac response of (9.123) and confront it to a simple SPICE simulation. If all is correct, the curve must perfectly superimpose.

The Mathcad® sheet appears in Figure 9.52. With the values entered in the automated sheet, the RHPZ shows up at around 550 kHz. It is obviously of negligible influence if we plan to crossover below 10 kHz. We adopted arbitrary values for all components.

$$\beta := 73 \quad h_{11} := 21.4 \text{ k}\Omega \quad R_1 := 1 \text{ k}\Omega \quad r_d := 12.6 \text{ k}\Omega \quad C_b := 1 \text{ nF} \quad R_{FB} := 20 \text{ k}\Omega$$

$$G_0 := \frac{\beta \cdot R_{FB}}{h_{11} + r_d + R_1} = 41.714 \quad 20 \cdot \log(G_0) = 32.406$$

$$f_z := \frac{\beta}{C_b \cdot h_{11} \cdot 2\pi} = 542.912 \text{ kHz}$$

$$f_p := \frac{1}{2 \cdot \pi \cdot C_b \cdot \left[\left(1 + \beta \cdot \frac{r_d + R_1}{r_d + R_1 + h_{11}} \right) \cdot R_{FB} + \frac{(r_d + R_1) \cdot h_{11}}{r_d + R_1 + h_{11}} \right]} = 267.205 \text{ Hz}$$

$$G_1(s) := -G_0 \cdot \frac{1 - \frac{s}{2 \cdot \pi \cdot f_z}}{1 + \frac{s}{2 \cdot \pi \cdot f_p}}$$

Figure 9.52 The Mathcad® sheet shows the presence of the pole and the RHPZ.




Figure 9.53 The SPICE simulation template is quickly captured.

The SPICE simulation of the Figure 9.47 circuit is not complicated, as shown in Figure 9.53. The simulation time is flashing; there is no switching component. We can now compare the Mathcad® results with those given by SPICE, and we can see in Figure 9.54 that the curves are similar leading to the conclusions that our equations are correct. It does not mean that the theory is correct! The real referee is the bench measurement that needs to agree with the theoretical results. What we have done here is just a simple analytic check that you need to do anyway.

9.5.3 Stabilizing the Converter

We have our compensator transfer function with (9.123). It is now time to tailor it in order to reach our crossover goal, together with an adequate phase margin. Needless to say, a simple bipolar transistor together with a Zener diode won't give us the same performance as with an op amp, but let's see what we can do anyway.




Figure 9.54 The results delivered by Mathcad® and SPICE are identical; the derived equations are correct.

First, in a primary-regulated converter, the winding on which you monitor the output voltage image is the auxiliary winding: you do not see directly the effects of the load on the output voltage, but an image translated by the turns ratio between the power and auxiliary windings. To perform small-signal analysis, you must account for this relationship and perform a full reflection of what is installed on the output to the auxiliary side. The implementation of such a reflection process appears in Figure 9.55. You have to individually reflect the power elements (the load and the filtering capacitor) to the winding where regulation is performed. As this auxiliary winding is already equipped with a capacitor and an equivalent resistor (the controller consumption for instance), the reflected elements combine with those already in place. Please note that the ESR and capacitors combinations shown in the schematic work only if the time constants $\tau_{C_1}C_1$ and $\tau_{C_2}C_2$ are equal. If they are not, it is an approximation. Furthermore, when reflecting the elements, we consider the diode dynamic resistance small enough to neglect it. This is not always the case, in particular in light-load operation.

Once you have reduced the current-mode flyback converter to a single winding type, you can use the small-signal CCM current-mode power stage transfer equation such as that given in [12]:

$$H(s) = H_0 \frac{\left(1 + \frac{s}{\omega_{z1}}\right) \left(1 - \frac{s}{\omega_{z2}}\right)}{1 + \frac{s}{\omega_{p1}}} \quad (9.124)$$

$$H_0 = \frac{R_{eq}}{R_{sense} G_{FB} N} \frac{1}{\frac{(1-D)^2}{\tau_L} + 2M + 1} \quad (9.125)$$




Figure 9.55 Reflection of the output elements across the auxiliary windings is necessary to perform the small-signal analysis.

$$f_{z_2} = \frac{(1-D)^2 R_{eq}}{2\pi D L_p \left(\frac{N_a}{N_p} \right)^2} \quad (9.126)$$

$$f_{p_1} = \frac{\frac{(1-D)^3}{\tau_L} + 1 + D}{2\pi R_{eq} C_{eq}} \quad (9.127)$$

$$f_{z_1} = \frac{1}{2\pi r_{C_{eq}} C_{eq}} \quad (9.128)$$

in which:

$$r_{C_{eq}} = r_{C_1} \left(\frac{N_a}{N_s} \right)^2 \parallel r_{C_2} \quad (9.129)$$

$$C_{eq} = C_2 + C_1 \left(\frac{N_s}{N_a} \right)^2 \quad (9.130)$$

$$R_{eq} = R_{CC} \parallel R_{load} \left(\frac{N_a}{N_s} \right)^2 \quad (9.131)$$

$$\tau_L = \frac{L_p \left(\frac{N_a}{N_p} \right)^2}{R_{eq} T_{sw}} \quad (9.132)$$

You can clearly imagine how tedious it quickly becomes to calculate these contributions as you move some parameters to see their effects on stability. Even with an automated sheet, it is not that friendly. Furthermore, if the converter transitions to DCM, the equation set is no longer valid and must be updated.

The most convenient solution is to use SPICE with an auto-toggling DCM/CCM model derived for current mode (see [12]). The simulation template appears in Figure 9.56.

We have picked a standard NPN transistor to which a 12-V Zener diode has been added. The multiwinding transformer is built by adding a simple transformer model in parallel with the existing one. All the elements found on the power winding are automatically reflected on the auxiliary winding during simulation. Even better, the reflection includes the dynamic resistor of the rectifying diode that can easily change depending on the operating current: from an almost short circuit at high current, it can become a larger value in light load conditions, and our reflection formulas no longer work. On the contrary, SPICE will account for this change in the series resistance, leading to a correct power stage ac transfer function at all possible operating points. The power stage transfer function is unveiled in Figure 9.57. Please note that we probed node 10 (on the auxiliary winding) to graph the transfer function.




Figure 9.56 SPICE does all the reflections for you, and parameters sweep is a child's play.




Figure 9.57 The power stage shows a first-order response with a minimum phase lag around 3–4 kHz.

As the adopted compensator cannot provide a phase boost of any kind, we will select a crossover area at a position where the phase lag is not too strong. Around 3–4 kHz seems to be the right region. If we neglect the high-frequency RHPZ contribution, we have a single-pole response as confirmed in Figure 9.54. We will therefore place the pole with C_b at a position where the gain provided by the compensator matches the 10-dB gain deficit indicated in Figure 9.57.

If we neglect the RHPZ contribution, the compensator transfer function described by (9.101) can be simplified to:

$$G(s) \approx G_0 \frac{1}{1 + s/\omega_p} \quad (9.133)$$

The magnitude at crossover is found by replacing s by $j\omega_c = j2\pi f_c$:

$$|G(f_c)| \approx G_0 \frac{1}{\sqrt{1 + \left(\frac{f_c}{f_p}\right)^2}} \quad (9.134)$$

From this value, we can extract the position of the pole based on the needed gain at f_c :

$$f_p = \frac{f_c \cdot |G(f_c)|}{\sqrt{G_0^2 - |G(f_c)|^2}} \quad (9.135)$$

Now, assume the following components values:

$R_1 = 1 \text{ k}\Omega$; Zener series resistor

$R_{FB} = 20 \text{ k}\Omega$; pull-up resistor

$r_d \approx 10 \text{ k}\Omega$; Zener diode dynamic resistor

$\beta \approx 70$; transistor current gain

$r_\pi \approx 21 \text{ k}\Omega$; transistor dynamic base resistance

We can calculate the compensator plateau gain G_0 :

$$G_0 = \beta \cdot \frac{R_{FB}}{r_d + R_1 + r_\pi} = 73 \times \frac{20k}{10k + 1k + 21k} = 45.6 = 33\text{dB} \quad (9.136)$$

According to (9.135), the pole will have to be placed at

$$f_p = \frac{3.3k \times 3.16}{\sqrt{45.6^2 - 3.16^2}} \approx 230\text{Hz} \quad (9.137)$$

To calculate the capacitor value, we will use (9.122) from which we calculate the equivalent resistor value driving the capacitor C_b :

$$R_{eq} = \left(1 + \beta \frac{r_d + R_1}{r_d + R_1 + r_\pi} \right) R_{FB} + (r_d + R_1) \parallel r_\pi \approx 595 \text{ k}\Omega \quad (9.138)$$

The capacitor value is thus:

$$C_b = \frac{1}{2\pi f_p R_{eq}} = \frac{1}{6.28 \times 230 \times 595k} \approx 1.2 \text{ nF} \quad (9.139)$$

If we set this component values in our simulation template of Figure 9.56 and check the collector signal, we will have a view of the compensated loop gain. It appears in Figure 9.58.

It is not exactly the crossover frequency we wanted, but given the dispersion on the transistor gain and the various dynamic resistors, it is not that bad! A final step load simulation shows that the transient response is acceptable for such a simple system. The resulting waveform is in Figure 9.59. Please note that the average model does not include the various transformer leakage inductances that affect the transient response.

Some people will want to increase the Zener current, forcing it to work farther off its knee. In this case, simply install a resistor R_B across the transistor base-emitter. It will impose a Zener current at room temperature of:

$$I_Z \approx \frac{0.65}{R_B} \quad (9.140)$$




Figure 9.58 The compensated loop gain shows a good phase margin with a decent crossover frequency.




Figure 9.59 The transient response is acceptable for this primary-regulated converter. The step load is 1.5 A in 10 μ s.

The transfer function is slightly modified by this resistor addition. If you go through the equations again or look at page 53 of [15], you should find:

$$G_0 = \frac{1}{1 + \frac{R}{R_B}} \frac{\beta R_{FB}}{r_\pi \left(1 + \frac{R \parallel R_B}{r_\pi} \right)} \quad (9.141)$$

Its limit when R_B goes infinite is given by (9.104). The RHPZ position remains unchanged and (9.110) is still valid. The pole position is, however, slightly affected:

$$\omega_p = \frac{1}{C_b \left(R_{FB} + \left(1 + \frac{\beta R_{FB}}{r_\pi} \right) \cdot r_\pi \parallel (R \parallel R_B) \right)} \quad (9.142)$$

In these expressions, $R = r_d + R_1$.

9.6 Design Example 5: Input Filter Compensation

Switching converters are noisy systems in essence. The sharp voltage or current interruptions generate differential or common mode noise that can couple to the supply wires in certain conditions. If low-noise systems share a common supply line with a switching converter, it is very likely that the switching converter pollutes the common supply rail and alters the sensitive equipments behaviors. To avoid high-frequency pulses to flow back to the dc source and pollute the supply rail, an input filter has to be installed. A typical filter appears in Figure 9.60. To minimize losses, it is usually made of an LC network. This network forms a second-order filter and prevents the noise from returning to the generator as ac currents are supposed to circulate in C while L opposes a high impedance to these currents.

Calculating the cutoff frequency of such a filter depends on the maximum input ripple specifications and is outside the scope of this book. Reference [12] presents several design examples based on a specification to fulfill. What we will see now is the problem brought by the filter insertion and how to cure it.




Figure 9.60 A typical filter is made by combining L and C elements.

9.6.1 A Negative Incremental Resistance

A switching converter is a closed-loop system. It makes sure that the output variable (e.g., V_{out}) stays in control regardless of incoming perturbations such as the input voltage V_{in} or the output current I_{out} : if you deliver a certain amount of power, whether it is low line or high line, the converter will feed the load at constant power. If we have 100 percent efficiency, we can write:

$$P_{in} = P_{out} = I_{in}V_{in} = I_{out}V_{out} \quad (9.143)$$

The input current can thus be derived as

$$I_{in}(V_{in}) = \frac{P_{out}}{V_{in}} \quad (9.144)$$

If we plot the input current versus the input voltage, we obtain the curve shown in Figure 9.61. If the input voltage increases as the output power is constant (10 W), then the input current must go down to satisfy (9.143). On the opposite, if the input voltage decreases, then the loop forces the current to increase. If we are interested in the slope of this curve, we must derive (9.144):

$$\frac{dI_{in}(V_{in})}{dV_{in}} = \frac{d\left(\frac{P_{out}}{V_{in}}\right)}{dV_{in}} = -\frac{P_{out}}{V_{in}^2} \quad (9.145)$$

This is the negative relationship that links the current to the voltage when the input line changes. The slope unit is amperes per volts, or a conductance. If we take the inverse of it, we have an expression that we will call the *incremental input resistance*.

Its expression is simply:

$$R_{in,inc} = -\frac{V_{in}^2}{P_{out}} \quad (9.146)$$

The concept requires a bit of abstraction. If the converter would offer a truly resistive input that absorbs power, then the current would exclusively depend on the input voltage. With a closed-loop converter, the input current depends on the input voltage, of course, but also on the constant output power controlled by the




Figure 9.61 The relationship between the input current and the input voltage shows a negative slope.

system. The negative incremental resistance value expressed in (9.146) is the result of this process.

9.6.2 Building an Oscillator

An oscillator can be formed in different ways. One is to use a tuned LC network. If you bring an initial energy to the network with a fugitive stimulus, oscillations take place under the form of energy that swings back and forth between the storage elements L and C . Oscillations cease when the energy stored at the beginning of the oscillations have been totally dissipated in the ohmic paths such as capacitor and inductor ESRs. If you do not want the oscillations to cease, the energy transfer between L and C must be lossless. In other words, if you compensate the losses by canceling the circuit resistances, oscillations once started will be continuously maintained.

One way to cancel the ohmic path is to associate a negative resistor to the circuit. A negative resistor can be emulated using semiconductors (FETs, Gunn and tunnel-effect diodes, negative impedance converter op amp-based circuits, and so on). As an example, Figure 9.62 portrays an LC network where the losses are introduced by the loading resistor R . The quality factor in this example is adjusted to 5. The network is briefly excited by a 5-V step of a few μs duration. Figure 9.63 shows how the oscillations take place and die out after several cycles, indicative of energy dissipated in the resistor.

The graph shows you how the energy transfers back and forth between the capacitor and the inductor. The total energy stored in the circuit at any time (w_{tot}) is the sum of the energy individually stored in L (w_L) and C (w_C):

$$w_{tot}(t) = w_L(t) + w_C(t) = \frac{1}{2} Li_L^2(t) + \frac{1}{2} C v_C^2(t) \quad (9.147)$$




Figure 9.62 In this circuit, the losses damp the network and oscillations quickly die out.




Figure 9.63 Because of the losses incurred to the resistor, the energy exchange between the inductor and the capacitor is affected and oscillations cease quickly.

As the series resistor R_1 dissipates the losses in heat, the amount of stored energy drops as time elapses. If we look at the figure, the energy lost between t_0 and $t_0 + t_d$ is:

$$\Delta W = w(t_0) - w(t_0 + t_d) = 15.7\text{m} - 4.44\text{m} = 11.26\text{ mJ} \quad (9.148)$$

The power dissipated in the resistor during a complete pseudo period is simply:

$$P_{R_1} = R_1 I_{L,rms}^2 = 0.377 \times 5.98^2 = 13.467\text{ W} \quad (9.149)$$

The corresponding energy lost in the resistor is given by:

$$W_{R_1} = P_{R_1} t_d = 13.48 \times 836.9\mu = 11.27\text{ mJ} \quad (9.150)$$

This corresponds to what was found in (9.148).

From this graph, we can derive the quality factor. The quality factor Q is a parameter that quantifies the reactive component in the considered circuit. If high, reactive phenomena dominate over resistive losses. If low, the circuit is weakly reactive and losses are important. Q can be defined as follows:

$$Q = 2\pi \frac{(\text{stored energy})}{(\text{energy dissipated per cycle})} \quad (9.151)$$

In our circuit under a transient excitation, the considered energy is that stored in the capacitor and the inductor over the time t_d . By placing the cursors on the w_{tot} curve of Figure 9.63 and computing the average value over t_d , we read:

$$\langle w_{tot}(t) \rangle_{t_d} = 9.09 \text{ mJ} \quad (9.152)$$

If we apply (9.151), we have:

$$Q = 2\pi \frac{(\text{stored energy})}{(\text{energy dissipated per cycle})} = 6.28 \times \frac{9.09 \text{ m}}{11.27 \text{ m}} = 5.06 \quad (9.153)$$

The quality factor could also be obtained using the logarithmic decrement δ derived in Chapter 3. The added 2 in the numerator accounts for the energy terms rather than currents or voltages:

$$Q = \sqrt{\left(\frac{2\pi}{\ln\left(\frac{W_0}{W_1}\right)} \right)^2} + 0.25 = \sqrt{\left(\frac{2\pi}{\ln\left(\frac{15.715 \text{ m}}{4.444 \text{ m}}\right)} \right)^2} + 0.25 = 5 \quad (9.154)$$

Analytically, we can show that the quality factor of the RLC circuit from Figure 9.62 under harmonic excitation is:

$$Q = R\sqrt{\frac{L}{C}} \quad (9.155)$$

If we place in parallel with R a resistor value $-R$, the quality factor becomes

$$Q = \frac{-R^2}{R - R} \sqrt{\frac{L}{C}} = \infty \quad (9.156)$$

We have updated the simulation circuit from Figure 9.62 where a resistor of value $-377 \text{ m}\Omega$ has been installed across R_1 . The new simulation results appear in Figure 9.64 and confirm the presence of sustained oscillations. The current diverted by the paralleled combination of R and $-R$ is zero. Should we derive the roots expression of the new RLC circuit featuring the added resistor of $-R$ value, we would find imaginary poles, with nullified real parts. We have created a negative resistance oscillator.

9.6.3 Taming the Oscillations

In the previous example, a (positive) resistor R_1 was already in place across the output capacitor, efficiently damping the network ($Q = 5$). What if the negative resistor, alone, loads the LC filter? This is actually the Figure 9.60 illustration with a closed-loop converter loading an undamped filter. If you run the analysis of an LC filter loaded by a negative resistor, you will find that the poles are no longer pure imaginary values but have jumped on the right side of the vertical axis: they become right half plane poles or positive roots. If you remember the transient response of a system featuring RHP poles, the exponent of the exponential term(s) is positive,




Figure 9.64 The negative resistance actually cancels the current diverted from the capacitor, bringing down the losses to 0 W.

meaning the system response diverges with time. This is what is confirmed by Figure 9.65. In a real system, the physical limits (i.e., power supply voltage) will clamp the excursion and the converter is likely to lock out. In high-power converters, the limit might be far away from the semiconductor maximum ratings: you should expect a loud noise followed by smoke.

To lower the quality factor, (9.151) tells us that we must create losses in the filter. These losses will dissipate some stored energy in heat, and oscillations will cease. Many solutions are possible, and [16] explores several circuits. The key is to maintain efficiency despite damping effects. One easy way to create a loss is to add a damping resistor across the inductor. As the inductor voltage at steady-state is zero, losses will only occur in presence of oscillations. Unfortunately, associating the damping resistor with the inductor introduces a zero in the transfer function counteracting one of the LC network double poles: from a second-order network, the filter becomes a first-order network, clearly affecting its filtering capabilities.

Another option consists of adding the damping resistor in parallel with the output capacitor. As ac damping is needed (when oscillations appear), you can insert this resistor in series with it a dc-block capacitor. Therefore, in dc, the resistor will be transparent to the circuit dissipating no power. Losses will occur only if ac oscillations arise. The updated filter sketch is given in Figure 9.66.

The calculation of the damping resistor is rather simple. Let's assume we have a 5-V/30-A ac-dc converter running from US mains. The lowest input voltage is 100 V




Figure 9.65 When the negative resistor alone loads the LC network, the output voltage diverges as t increases.

rms, or approximately a 100-V rectified dc rail, if we consider a 30 percent ripple on the bulk capacitor. Considering a 95 percent efficiency, the incremental input resistance of this converter is:

$$R_{in} = -\frac{V_{in}^2}{P_{out}}\eta = -\frac{100^2}{150}0.95 \approx -63 \, \Omega \tag{9.157}$$

The LC network selected for this filter is a 150- μ H inductor coupled to a 10- μ F multilayer capacitor. We assume there is no ESR associated with these elements; this




Figure 9.66 The resistor is dc-isolated from the supply rail and only couples in ac. Efficiency is less affected than with a series resistor.

is the worst case. If we use (9.155), we can update the quality factor expression by including the effects of the paralleled damping resistor R_{damp} :

$$Q \approx \frac{R_{in} \parallel R_{damp}}{\sqrt{\frac{L}{C}}} = \frac{R_{in} R_{damp}}{(R_{damp} + R_{in}) \sqrt{\frac{L}{C}}} \quad (9.158)$$

If we extract the damping resistor from this equation, we obtain

$$R_{damp} = \frac{Q R_{in} \sqrt{\frac{L}{C}}}{R_{in} - Q \sqrt{\frac{L}{C}}} \quad (9.159)$$

To avoid oscillations, we can select a quality factor of 1 leading to a damping resistor of

$$R_{damp} = \frac{-63 \times \sqrt{\frac{150\mu}{10\mu}}}{-63 - \sqrt{\frac{150\mu}{10\mu}}} = 3.65 \Omega \quad (9.160)$$

The dc-block capacitor is usually chosen to be 10 times the filter capacitor value. In our case, it corresponds to a 100- μ F type. To test the damping effectiveness, we can first run an ac plot of the filter loaded by R_{in} . The simulation circuit appears in Figure 9.67, where all the elements have been installed. The negative resistance is emulated by a constant power source; see page 71 of [12]. The power is adjusted to 150 W while the dc rail is set to 100 V for the analysis.

The transfer function in Figure 9.68 shows how the added resistor effectively damps the filter. The capacitor can be selected to values different than 10 times the filter capacitor, but the damping efficiency then starts to weaken.

The various publications targeting on input filter problems have shown that having the filter output impedance well below the lowest locus of the converter




Figure 9.67 A constant-power source makes an ideal negative resistance load.




Figure 9.68 Without damping, you can clearly see the filter peaking. The resistor dissipates the ac energy and calms down any unwanted oscillations.

input impedance avoids potential instabilities. In other words, you have to damp your filter so that:

$$|Z_{out}(s)|_{\max} \ll |Z_{in}(s)|_{\min} \quad (9.161)$$

In this expression, the incremental resistance represents the dc value only. The complex input impedance depends on the closed-loop gain and must be carefully analyzed to check if (9.161) is satisfied along the frequency axis. Oscillations risks exist only up to the loop gain crossover frequency. Beyond that point, the negative incremental resistance reverts to a positive value as the converter is no longer able to correct the incoming high-frequency perturbations.

A simple check consists of plotting the damped filter output impedance and adding a line representing the negative incremental resistance defined by (9.157). This is the chart drawn in Figure 9.69. We have added the incremental resistance value, $20\log_{10}(63) = 36 \text{ dB}\Omega$ as a horizontal reference. Without damping, the filter output impedance peaks so much that it exceeds the reference. Fortunately, once damping is added, a comfortable margin is created, making the design safe.

To further verify that the cure works as expected, we have stepped the input voltage in Figure 9.67 and checked the output voltage shape. This is what is shown in Figure 9.70 where the input voltage drops from 140 V to 100 V in 10 μs . When damping is adequate, the oscillations disappear immediately. If you reduce the




Figure 9.69 No overlap must exist between the incremental input resistance and filter output impedance.




Figure 9.70 With a properly damped filter, oscillations are well damped and quickly die out.

100- μ F capacitor to 22 μ F, the damping becomes less efficient and a little ringing pops up.

The comprehensive analysis of such a converter will include the complete input impedance frequency sweep. More information on the subject will be found in [12, 16].

9.7 Conclusion

In this chapter, we learned how to measure a power converter loop gain. This stage is important, as it will let you know whether or not the assumptions you made during simulation or analytical analysis were confirmed by bench measurements. Some hidden parameters are difficult to predict, and these laboratories experiments are mandatory. At the beginning of the production, or during the pilot run, do not hesitate to sample some of the converters and recheck that stability is not jeopardized by components that were replaced at the last minute because of cheaper prices. You know that the ESR plays a role in the compensation scheme. Make sure high and low temperature transient responses are not too different; otherwise, this could indicate a parameter drift out of control. If you respect all these points and absolutely ban trial-and-error techniques, then you will be able to enjoy peaceful sleeps when mass production starts!

The design examples have shown that you can choose analytical analysis or simulation. Analytical analysis offers the advantage of unveiling the position of poles and zeros and how external parameters affect them. SPICE will give you the same response but without the insight brought by the analytical analysis. Combining both techniques, followed by real experiments, is the recipe for success.

References

- [1] AP200 operating manual, AP Instruments, <http://www.apinstruments.com>.
- [2] Ridley, R., "Measuring Frequency Response," *Switching Power*, 2006, <http://www.switchingpowermagazine.com>.
- [3] Ridley, R., "Frequency Response Measurements for Switching Power Supplies," Texas-Instruments, Application note SLUP121, 2001.
- [4] Venable Technical Reference Library, <http://www.venable.biz/tr-papers2.php>.
- [5] Picotest website: <https://www.picotest.com/blog>.
- [6] Omicron-lab website: <http://www.omicron-lab.com/application-notes.html>.
- [7] Middlebrook, R. D., "Measurement of Loop Gain in Feedback Systems," *International Journal of Electronics*, Vol. 38, No. 4, 1975, <http://www.ele.tut.fi/teaching/ele-3100/lk0809/tehol1/MiddleBrook75.pdf>.
- [8] <http://en.wikipedia.org/wiki/Phasor>.
- [9] Panov, Y., and M. Jovanović, "Small-Signal Measurements in Switching Power Supplies," *Proceedings of Applied Power Electronics Conference*, Vol. 2, 2004, pp. 770–776.
- [10] Basso, C., N. Cyr, and S. Conseil, "Stability Analysis in Multiple Loop Systems," Application note AND8327/D, ON Semiconductor.
- [11] Capilla, J., "Opening an SMPS Regulation Loop with an ac Stimulus," ON Semiconductor internal seminar, September 2011, Toulouse, France.

- [12] Basso, C., *Switch-Mode Power Supplies: SPICE Simulations and Practical Designs*, New York: McGraw-Hill, 2008.
- [13] <http://www.kemet.com/page/kemsoft>.
- [14] Power 4-5-6, Ridley Engineering, www.ridleyengineering.com.
- [15] Vorpérian, V., *Fast Analytical Techniques for Electrical and Electronic Circuits*, Cambridge: Cambridge University Press, 2002.
- [16] Erickson, B., and D. Maksimovic, *Fundamentals of Power Electronics*, New York: Springer 2001.

Conclusion

Writing a book on loop control is like a long, almost endless, journey: you know the destination but not all of the detours you are going to make before you reach it. The domain is so vast, and the exploration options so abundant, that to make one's way through all these meanders can quickly become an impossible exercise. By narrowing down the necessary knowledge to what is really important to our power conversion field, the work immediately becomes less complicated and no longer seemingly out of reach.

In this book, I have tried to give you the minimum set of necessary tools to either start designing a project or jump to a higher-level book. These tools, however, cannot be efficiently used if you do not understand the way they have been forged. Following the derivation lines not only helps you to progress in the field, but it also teaches the limits of the tools: in which cases you can use them and where it is necessary to select new ones. Therefore, as a recommendation, go through the lines I have derived and figure out how to reach the result yourself. It is time consuming, but this is the best way to learn.

Despite the length of the effort, I have really enjoyed writing this document. Not only because I, too, made progress in the area of control systems, but also because I hope I have shed a modestly different light on the field. If you, my reader friends, also feel this way after reading this book, then I will have accomplished my goal.

Appendix

Table of Variables and Acronyms Used in the Book

$\arg$	The argument of a complex expression
BCM	Borderline conduction mode (same as CrM) or boundary conduction mode
BIBO	Bounded input bounded output
χ	The characteristic equation of a closed-loop transfer function, chi
CCM	Continuous conduction mode
CL	Closed loop, T_{CL} is the closed-loop gain for instance
CrM	Critical conduction mode
CTR	Current transfer ratio for an optocoupler
D	The converter averaged duty ratio
$d(t)$	The converter instantaneous duty ratio
$D(s)$	The Laplace expression of a transfer function denominator
δ	The logarithmic decrement, delta
ESR	Equivalent series resistance, also noted r_C or r_L respectively for a capacitor and an inductor
ESL	Equivalent series inductance
ε	The error voltage, epsilon
η	The converter efficiency, eta
f_c	The crossover frequency where $ T(f_c) = 1$ or 0 dB
F_{sw}	The switching frequency
$G(s)$	The compensator Laplace expression
Gf_c	The gain deficit (or excess) at the selected crossover frequency
ϕ_m	The phase margin read at f_c
g_m	The transconductance of an operational transconductance amplifier (OTA)
GM	The gain margin in an open-loop Bode plot representation
$H(s)$	The plant Laplace expression
I_C	The capacitor dc current (0 at steady state)
$i_C(t)$	The instantaneous capacitor current
$\hat{i}_C$	The capacitor small-signal current
$i_d(t)$	The instantaneous diode current
I_d	The diode dc current
I_{in}	The input dc current of a given converter
I_L	The inductor dc current
$i_L(t)$	The instantaneous inductor current

$\hat{i}_L$	The inductor small-signal current
I_{out}	The dc output current
$i_{out}(t)$	The instantaneous output current
$\hat{i}_{out}$	The small-signal output current
k_d	The derivative term in a PID compensator
k_i	The integral term in a PID compensator
k_p	The proportional term in a PID compensator
L_p	The primary inductance of a transformer (usually in a flyback converter)
$\mathcal{L}\{f(t)\}$	The Laplace transform of a time-domain function f
LHP	Refers to the Left Half-Plane of the Argand chart
LHPP	A pole located in the LHP
LHPZ	A zero located in LHP
LTI	Linear time invariant
MIMO	Multi-input multi-output
$N(s)$	The Laplace expression of a transfer function numerator
OL	Open loop, T_{OL} is the open-loop gain for instance
ω	The angular frequency in radians per seconds, rad/s
ω_n or ω_0	The natural angular frequency in radians per seconds, rad/s
ω_d	The damped angular frequency in radians per seconds, rad/s
ω_r or ω_M	The resonant angular frequency in radians per seconds, rad/s
P_{in}	The converter input power
P_{out}	The converter output power
PID	Proportional integral derivative
PI	Proportional integral
Q	The quality factor of a filter
$r_n(t)$	The natural or free response (the excitation signal is set to zero)
$r_f(t)$	The forced response (the initial conditions are identically zero)
r_C	The series resistance of the capacitor
r_L	The series resistance of the inductor
RMS	Root mean square
R_{sense} or R_i	The sense resistor in a current-mode controlled converter. Sometimes called the burden resistor.
RHP	Refers to the right half-plane of the Argand chart
RHPP	A pole located in the RHP
RHPZ	A zero located in the RHP
s	$s = \sigma + j\omega$
SISO	Single output single input
SMPS	Switch mode power supply
SPICE	Simulation Program with Integrated Circuit Emphasis
τ	The time constant, tau, in second
$T(s)$	The loop gain Laplace expression
T_{sw}	The switching period
$v_C(t)$	The instantaneous voltage across a capacitor
V_C	The capacitor dc voltage
$v_c(t)$	The instantaneous control voltage
V_c	The dc control voltage

$v_L(t)$	The instantaneous voltage across an inductor
V_L	The inductor dc voltage (0 at steady state)
ζ	The damping ratio, zeta

Numbers and Prefixes in Operations

I have purposely used SPICE prefixes in all the operations to avoid scientific notations in equations. There is no space inserted between the number and the prefix. The prefixes are as follows:

$$1f = 10^{-15}$$

$$1p = 10^{-12}$$

$$1n = 10^{-9}$$

$$1u = 10^{-6}$$

$$1m = 10^{-3}$$

$$1k = 10^3$$

$$1Meg = 10^6$$

For example:

$$R_1 = 10 \text{ k}\Omega \quad C_1 = 3 \text{ }\mu\text{F}$$

$$\tau = R_1 C_1 = 10k \times 3u = 30m = 0.03 \text{ s or } 30 \text{ ms}$$

About the Author

Christophe Basso is an application engineering director at ON Semiconductor in Toulouse, France. He has originated numerous integrated circuits, among which the NCP120X series has set new standards for low standby-power converters. SPICE simulation is one of his favorite subjects, and he authored two books on the subject. In his work, he promotes the combined usage of SPICE as a design companion, which, when associated with an equation-based approach, helps to understand how complex circuitries operate. This technique is appreciated and recognized by the numerous customers he visits worldwide. Developing new integrated circuits while helping and teaching design engineers is part of his professional activity in the field of ac-dc power conversion for the past 15 years.

Christophe holds a BSEE-equivalent from the Montpellier University (France) and a MSEE from the Institut National Polytechnique de Toulouse (France). He holds 22 patents on power conversion and often publishes papers in conferences and trade magazines. He also teaches professional seminars at international conferences such as APEC. He is an IEEE senior member. He maintains a web page where documents and models are available for download at <http://cbasso.pagesperso-orange.fr/Spice.htm>.

Index

A

- Ac damping, 557
- Ac response, 80
 - closed-loop, 48
 - integrator, 251
 - phase margin, 220
 - PI compensator, 163
 - poles, 187
 - zeros, 186
- Acronyms, this book, 567–69
- Ac sweeps, 251
- Ac transfer function, 123
- Adaptive voltage positioning, 212
- Al-Kashi theorem, 501
- Amplitude, 231
- Arctangent
 - angle, 234
 - defined, 234
 - function, improving, 236–37
- Atan2* function, 236–37
 - for displaying arguments, 240
 - enhancement, 240
 - plotting, 238
- Atan* function, 238
- Average models
 - in RHPZ effects visualization, 60–62
 - simulation speeds, 518
 - SPICE simulation, 518
 - voltage-mode, 61

B

- Bandwidth, 82–83
 - closed-loop, 133
 - defined, 133
 - stability and, 111
- Bias current, 387–89

- Bias point loss
 - opening loops with, 488–92
 - power stage transfer function without, 492–93
- Bias resistors, 390
- Bipolar buffers, 508
- Code plots
 - in checking modulus margin criteria, 96
 - compensator, 217
 - defined, 17
 - first-order network, 25
 - illustrated, 19
 - information extraction, 18
 - obtaining, 17
 - quality factor from, 227–30
 - transfer functions combined with, 25–27
- Boltzmann constant, 385
- Boost converter
 - ac response, 530
 - CCM voltage-mode, 528–39
 - at equilibrium, 63
 - feature, 56
 - open-loop, 60
 - operating parameters, 59
 - RHPZ in, 62–66
- Boosting phase
 - at crossover, 183–85
 - illustrated, 184
- Borderline conduction mode (BCM), 179
- Bridge input impedance, 67–69
- Buck converter
 - closed-loop simulation circuit, 219
 - DCM, 204
 - defined, 135
 - equivalent model, 211
 - linear model, 147
 - open-/closed-loop comparison, 213

- Buck converter (*cont.*)
 - output voltage requirement, 164
 - PID chain schematic, 172
 - PID in, 163–69
 - representation, 135
 - simplified, 135
 - small-signal analysis carried on, 166
 - transient response, 170–71
 - type 3 compensator with, 201–10
 - in voltage mode, 121
- Buck output impedance, 222–27
- Buffered connection, 365–70
- Buffering, 505–9
- C
- Capacitors
 - dc-block, 559
 - equivalent parasitic, 267
 - ESR, 45
 - on feedback pin, 507
 - frequency compensation of TL431, 386
 - impedance, 145
 - linear regulator, 526, 527
 - low-ESR, 48
 - open, 223, 224
 - optocoupler, 349
 - paralleled with Zener diode, 399
 - parasitic, 349
 - pole, 414
- Cauchy argument principle, 90
- CCM voltage-mode boost converter
 - ac response, 530
 - control-to-output transfer function, 530
 - crossover frequency, 532
 - defined, 528–29
 - double pole, 534
 - first pole position impact, 535
 - in light load conditions, 538
 - loop gain, 537
 - phase boost, 533
 - phase margin, 530–31
 - phase margin versus ESR spreads, 538
 - power stage transfer function, 529–33
 - resonant frequency, 533
 - transfer function, 532
 - upper range limitation, 532
- Charger secondary-side architecture, 290
- Circulating currents, 57
- Closed-loop output impedance
 - compensated buck converter, 207
 - compensation effects on, 218
 - at crossover, 142–43
 - open-loop output impedance and, 141
 - peaky, 174
- Closed-loop poles, 44
- Closed-loop quality factor
 - defined, 113
 - evolution of, 115
 - open-loop phase margin relationship, 114–15
 - second-order system, 115
- Closed-loop systems
 - ac response, 48
 - denominator roots position, 52
 - error, 4
 - error signal amplification, 6
 - low-frequency pole, 50
 - quality factor, 110, 112, 113
 - regulator, 5
 - return path, 5
 - servo-mechanisms, 5
 - setup, 5
 - stability of, 39
 - transfer function, 94
- Collector current, 393
- Common-collector configuration and UC384X (TL431)
 - defined, 411
 - illustrated, 411
 - See also* TL431-based compensators
- Common-emitter configuration and UC384X (TL431)
 - defined, 408
 - illustrated, 410
 - See also* TL431-based compensators
- Compensation, 153–222
 - converter, 515–19
 - input filter, 552–62
- Compensators
 - Bode plot, 217
 - configurations summary, 252
 - inverting, 235
 - op amp-based, 253–335
 - OTA, 355

- parameter reuse, 271
- PI, 161–63
- PID, 153–76
- shunt regulator-based, 455–83
- TL431-based, 383–445
- transfer function, 215, 217
- types, selecting, 200–201
- See also* Type 1 compensators; Type 2 compensators; Type 3 compensators
- Complete response, 50
- Complex numbers
 - computing argument of, 234
 - conjugate expression, 231
 - defined, 230–31
 - principle argument, 235
- Conditional stability, 86
- Constant-current constant-voltage (CC-CV)
 - charging profile, 289
 - defined, 288
 - regulation circuit, 291
 - regulator loops, 292
 - voltage implementation, 289
- Continuous conduction mode (CCM), 56
 - current-mode flyback transfer function, 178
 - defined, 204
 - transient response and roots, 209
 - See also* CCM voltage-mode boost converter
- Controllers, 298
- Control systems
 - compensated, 170
 - constant ac source amplitude, 498
 - cutoff frequency, 134
 - oscillators as, 78
 - shaping behavior of, 8
 - stability criteria, 77–151
 - transfer function measurement, 487–509
 - typical response, 9
 - unity-gain return, 49
 - unity-return, 167
- Control-to-output transfer function, 530
- Control voltage, 10–11
- Converter compensation, 515–19
 - CCM voltage-mode boost converter, 533–37
 - open-loop response, 111
- Crossover
 - boosting phase at, 183–85
 - phase margin decrease at, 502
 - signal amplitude over, 499
- Crossover frequency
 - affect on parameters, 135
 - approximated to bandwidth, 134
 - CCM voltage-mode boost converter, 532
 - curve around, 112
 - defined, 83
 - gain/attenuation needed at, 342
 - at geometric mean, 295
 - harmonic excitation at, 112
 - increasing, 149–50
 - isolated Zener-based compensator (shunt regulator), 479–80
 - linear converters and, 135
 - output impedance, 137
 - phase margin comparison to, 132
 - second pole position and, 114
 - selecting, 133–35
 - selection and compensation, 521–27
 - switching converter, 135, 150
 - undershoot and, 149
- Crossover gain
 - poles/zeros position, 342
 - type 3 compensators (TL431), 421
- Crossover pole angular frequency, 255
- Currents
 - bias, 387–89
 - charging quickly, 305
 - circulating, 57
 - collector, 393
 - demand, 57
 - inductor, 58–60, 62, 63
 - LED, 353, 368, 392
 - loop architecture, 290
 - loop chain, 297
 - maximum to collector, 270
 - TL431 biasing, 398
- Current transfer ratio (CTR), 84, 267
 - in ac-dc converters, 347
 - defined, 347
 - external parameters affecting, 347
 - LED current and, 348
 - peaks, 393
 - variations, 347–48

- Cutoff frequency
 - angular, 180
 - defined, 18, 134
 - first-order system, 18
 - phase margin and, 134
- D**
- Damped angular frequency, 34, 101
- Damped filters, 560, 561
- Damping ratio, 97, 104
 - deriving from observed waveform, 107
 - in relationship to quality factor, 106
 - second-order systems, 98
- Damping resistors
 - calculating, 557–58
 - with inductor, 557
 - oscillations and, 559
 - in parallel, 557
- Data buffering, 505–9
- Dc gain, 496
- Dc state, 224, 225
- Dc static error, 140
- Delay
 - block, 125, 131
 - defined, 124
 - in Laplace domain, 127–30
 - line, 126
 - op amp-based, 129
 - PWM, 127
 - SPICE-built, 129
 - time-domain shift representation, 124
- Delay margin
 - defined, 130–32
 - delay margin versus, 130–33
- Delay time, 103
- Denominator roots
 - poles, 249
 - position, closed-loop, 52
- Design examples
 - CCM voltage-mode boost converter, 528–39
 - direct connection, common collector (type 3), 317–19
 - direct connection, common emitter (type 2), 271–73
 - disabling fast lane (TL431), 413–15
 - dual-loop approach (CC-CV), 293–99
 - forward dc-dc converter, 509–19
 - input filter compensation, 552–62
 - isolated Zener-based compensator (shunt regulator), 480–83
 - isolated Zener-based compensator (TL431), 436
 - linear regulator, 519–28
 - nonisolated Zener-based compensator, 442
 - origin pole, 255–57
 - origin pole, pole/zero pair type 3 compensator, 313–15
 - origin pole plus double pole pair, no fast lane (shunt regulator), 474–76
 - origin pole plus double pole/zero pair (TL431), 423–24
 - origin pole plus double pole/zero pair, no fast lane (TL431), 429–31
 - origin pole plus pole/zero pair (TL431), 407–8
 - pole and zero coincident, 301–3
 - primary-regulated flyback converter, 539–52
 - pull down and fast lane (type 2), 279–80
 - pull down and fast lane (type 3), 326–28
 - pull down without fast lane (type 2), 285–88
 - pull down without fast lane (type 3), 332–35
 - type 1 compensators (OTA), 359–60
 - type 1 compensators (TL431), 402–3
 - type 2 compensators, 192–94, 260–61
 - type 2 compensators (OTA), 364–65
 - type 2 compensators (shunt regulator), 460–65
 - type 3 compensators, 199–200
 - type 3 compensators (OTA), 377–80
 - type 3 compensators (shunt regulator), 468–71
- Differential equations, 19
- Direct connection, common collector type 2 compensator
 - defined, 273–74
 - LED resistor, 275
 - loading resistor, 275

- transfer function, 274
 - See also* Optocoupler and op amp (type 2)
- Direct connection, common collector (type 3)
 - compensator gain, 316–17
 - defined, 315–16
 - design example, 317–19
 - design parameters, 317
 - double zero, 318
 - LED anode, 316
 - simulation fixture, 319
 - uses, 315
 - See also* Optocoupler and op amp (type 3)
- Direct connection, common emitter (type 2)
 - control law polarity and, 273
 - design example, 271–73
 - op amp directly driving LED, 269
 - UC384X and, 275–76
 - See also* Optocoupler and op amp (type 2)
- Direct connection, common emitter (type 3)
 - defined, 319
 - loading resistor, 320
 - transfer function, 321
 - UC384X, 321–22
 - See also* Optocoupler and op amp (type 3)
- Disabling fast lane (TL431)
 - component characteristics, 413
 - design example, 413–15
 - illustrated, 412
 - link to LED ac current, 412
 - mid-band gain, 413
 - pole capacitor, 414
 - total capacitance, 414
 - transfer function derivation, 411
 - Zener diode, 414–15
- Discontinuous conduction mode (DCM), 43, 66
 - buck converter, 204
 - flyback converter, 293
 - phase margin, improving, 209
 - second-order CCM operated buck converter, 208
 - transitioning in, 208
 - voltage-mode converter, 204
- Dividers
 - power converters, 144
 - resistive, 144, 504
 - scaling term, 144
- Double pole/zero pairs
 - coincident, 198
 - design example, 199–200
 - double phase boost, 196
 - mid-band gain adjustment, 197–99
 - phase boost creation with, 194–97
- Dual-loop approach (CC-CV), 288–99
 - crossover frequencies, 293
 - design example, 293–99
 - phase lag, 295
 - voltage loop compensation, 293–94
 - See also* Optocoupler and op amp (type 2)
- Duty ratio
 - controlling via error voltage, 123
 - inductor current build-up and, 61
- E
 - Ebers-Moll model, 540
 - Electronic power steering (EPS), 2
 - Equivalent resistance, 224
 - Equivalent series inductance (ESL), 45
 - Equivalent series resistance (ESR), 43
 - capacitor, 45
 - variations, 46
 - Evans loci, 70–71
 - Excitation signals, 22, 23
 - Extra element theorem (EET), 67
- F
 - Fast lane (shunt regulator)
 - deactivation principle, 472
 - Zener-based network and, 472
 - Fast lane (TL431)
 - creation, 397
 - disabling, 397–99, 411–15
 - effect, 397
 - origin pole plus pole/zero pair, 406
 - problem, 396–97
 - second stage LC filter and, 452
 - Feedback, benefit of, 54
 - Feedback control systems
 - Bode plot, 16–19
 - defined, 5
 - performance of, 12–19
 - sinusoidal sweep, 16
 - steady state, 14

Feedback control systems (*cont.*)

- step function, 15–16
- transient mode, 13–14

Filtered-PID compensator

- simulation template, 205
- as type 3 compensator, 221

Filtered-PID equation, 156–57

Fixed setpoint, 171–74

Flyback converter

- ac response, 491
- DCM, 293
- with high-voltage controller, 490
- open-loop gains, 294
- precautions, 490–91
- primary-regulated, 539–52
- second stage *LC* filter, 448
- type 1 compensator (TL431), 402

Forward dc-dc converter, 509–19

- converter compensation, 515–19
- CTR versus temperature variations, 510
- defined, 509
- electrical schematic, 511–14
- moving parameters, 509–11
- power stage transfer response
 - extraction, 514
- transient response, 511
- undershoot, 519

Fourier transform, 20

Free response, 50

Frequency response, 159

G

Gain

- adjusting with integrator, 182–83
- biasing TL431 and, 390–92
- crossover, 342, 421
- curve, 85
- dc, 496
- loop, 78, 81, 141, 497
- mid-band, 31, 300
- open-loop, 146, 212, 243–52
- open-loop argument, 92
- PWM modulator, 124
- shift, 86
- static, 264–66
- unity, 110
- variations, 55, 85

Gain bandwidth (GBW) product, 248, 250

Gain margin, 84–87

- on loop gain curve, 85
- loop gain magnitude and, 91

Group delay

- defined, 227
- plotting, 230
- quality factor and, 229
- time dimension, 227

H

Heaviside cover-up method, 41

Heaviside expansion formulas, 71–74

High-entropy equation, 38

High-frequency state, 224, 225

I

Impedance(s)

- capacitor, 145
- closed-loop, 136–37
- at injection points, 504–5
- input, 505
- series-parallel combination, 216
- See also* Output impedance

Incremental input resistance, 553

Inductor current, 62, 63

- average, 63
- slew-rate, 58–60

Inductors

- ac voltage, 63
- dc state, 225
- driving resistance, 224
- high-frequency state, 225
- maximum average current slope, 59
- short circuited, 223

Injection points

- impedances at, 504–5
- voltage variations at, 496–504

Input filter compensation

- damped filter, 560, 561
- damping resistors, 557–60
- design example, 552–62
- negative incremental resistance, 553–54
- oscillator construction, 554–56
- output impedance, 560
- taming oscillations, 556–62

Input impedance, bridge, 67–69

Integral term, 11

Integrators

- ac response, 251
- adjusting gain with, 182–83
- defined, 253–54
- inverting, 181
- magnitude of, 181
- op amp-based, 251
- with op amp in inverting configuration, 181

Intermediate step, 56

Introscope graphical tool, 230

- built-in calculation engine, 241
- phaseextend* routine, 240–41, 243

Inverse Laplace transform, 20

Inverters

- argument, 240
- built around op amp, 245
- voltage-controlled control source, 239

Inverting compensators, 235

Inverting integrators, 181

Isolated Zener-based compensator
(shunt regulator)

- bias points, 483
- collector current, 476
- component values, 480–81
- crossover frequency, 479–80
- defined, 476
- design example, 480–83
- flyback ac simulation fixture, 482
- illustrated, 478
- LED ac current, 476
- open-loop gain, 482
- output voltage, 480
- power stage transfer function, 481

Isolated Zener-based compensator
(TL431), 434–41

- ac response, 438, 440
- bias current, 435
- defined, 434
- design example, 436
- dynamic impedance, 441
- feedback voltage, 436
- LED resistor parameters, 437
- loop gain, 440
- output voltage, 439
- transfer function, 436–37

use of, 436

voltage variation, 438

weaknesses, 436

See also TL431-based compensators

K

K factor

- automating components calculations with, 340–46
- defined, 340
- linear regulators and, 526
- type 1, 340–41
- type 2, 341–42
- type 3, 342–44
- use illustration, 345–46

L

Laplace transform

- defined, 20
- of derivatives, 21
- inverse, 20
- properties, 21
- unilateral, 20
- of unity step, 40

LED

- ac current circulating in, 399
- current, 353, 368, 392
- deficiencies, 355
- dynamic resistance, 351–54
- dynamic resistor, 391, 392
- forward drop, 388, 394
- forward voltage, 267
- maximum value, 398
- minimum current, 394
- operating at low current, 354
- photons, 355
- resistor in parallel with, 389
- resistors, 300, 302, 325
- series resistors, 351, 352, 365

LED forward voltage, 267

Left half plane (LHP)

- defined, 51
- zero, 53

Linear converters, 135

Linear regulators

- ac responses, 527
- ac results, 524

Linear regulators (*cont.*)

- applications, 519–20
- capacitors, 526, 527
- crossover frequency selection and compensation, 521–27
- design example, 519–28
- k factor and, 526
- mid-band gain adjustment, 526
- phase boost and, 525
- power stage, 524
- transfer function data extraction, 525
- transient response testing, 527–28

Linear time invariant (LTI), 1

Loading, 274, 275

Loading resistor, 274, 275

Load resistance, 298

Logarithmic decrement, 108

Loop control

- closed-loop systems, 4–6
- feedback control system, 12–19
- open-loop systems, 1–4
- time constants, 6–12
- transfer functions, 19–27

Loop gain

- affected by impedances, 504
- CCM voltage-mode boost converter, 537
- defined, 78
- expression simplification, 167
- independent from impedances, 505
- magnitude, 91
- measurements, 509
- quick measurement, 507
- reduction in magnitude, 141
- response, plotting, 178
- scenarios, 81
- transfer function, 213
- variations, 497
- voltage and current lanes, 298

Loop interruption, 492

Loop opening

- illustrated, 117
- to measure phase margin, 117–20

Low drop out (LDO) regulators

- illustrated, 521
- P-channel-based, 520, 523
- PNP transistor, 520

Low-entropy equation, 38

M

Magnitude, 231, 255

- origin pole plus double pole/zero pair, no fast lane (TL431), 428
- pull down and fast lane (type 3), 324
- pull down without fast lane (type 3), 331
- as quotient, 231
- simplified type 3, 311
- type 1 compensators (TL431), 401
- type 3 compensators (TL431), 420

Mathcad

- atan2* function, 236–37
- PID compensator plot, 169
- plant transfer function plot, 169
- plotting Evans loci with, 70–71
- primary-regulated flyback converter, 544
- vector manipulation in, 71

Mathematical solvers, phase display in, 230–43

Maximum percent overshoot

- defined, 102
- mathematical definition, 106

Measurements, 487–509

- buffering data, 505–9
- impedances at injection points, 504–5
- loop gain, 507, 509
- in noisy environments, 492
- opening loop in ac only, 493–96
- opening loop with bias point loss, 488–92
- power stage transfer function without bias point loss, 492–93
- voltage variations at injection points, 496–504

Mid-band gain

- defined, 31
- disabling fast lane (TL431), 413
- origin pole plus double pole/zero pair (shunt regulator), 467
- origin pole plus pole/zero pair (TL431), 406
- second stage *LC* filter, 450
- type 3 compensators (shunt regulator), 467

- Mid-band gain adjustment
 - design example, 192–94
 - double pole/zero pairs, 197–200
 - single pole/zero pair, 191–92
- Modulus, 231
- Modulus margin, 93–97
 - criteria, checking, 96
 - defined, 95
 - rule violation, 95, 96
- Monte Carlo analysis, 252, 519
- N
- Natural response, 50
- NCP1252, 512, 513
- Network analyzers, open-loop phase display, 119
- Noise immunity, 83
- Nonisolated Zener-based compensator
 - ac response, 443
 - dc drifts, 442
 - defined, 441
 - design example, 442
 - feedback pin, 441
 - output voltage, 441
 - transient response, 443
- Nonisolated Zener-based compensator (lower cost version)
 - bipolar transistor, 444
 - defined, 443
 - divider network calculation, 444
- Null-error systems, 11
- Numbers, in operations, 569
- Nyquist left-hand criterion, 90
- Nyquist plots, 87–89
 - extracting information from, 91–93
 - illustrated, 90
- O
- Ohm's law, 386
- Op amp and optocoupler (type 2)
 - connection methods, 268
 - direct connection, common collector, 273–75
 - direct connection, common emitter, 269–73
 - dual approach in CC-CV applications, 288–99
 - pull down and fast lane, 276–80
 - pull down with fast lane, common emitter, and UC384X, 280–83
 - pull down without fast lane, 283–88
- Op amp and optocoupler (type 3)
 - direct connection, common collector, 315–19
 - direct connection, common emitter, 319–21
 - direct connection, common emitter, and UC384X, 321–22
 - pull down with fast lane, 322–28
 - pull down without fast lane, 328–35
- Op amp-based compensators, 253–335
- Op amp-based transfer functions
 - open-loop gain impact on, 243–52
 - origin pole impact on, 243–52
- Op amp output
 - to highest level, 270
 - type 1 compensators, 277
- Op amps, 253–335
 - circuit transfer function, 254
 - configuration, 254
 - in control loop, 335
 - defined, 253
 - inversion, 259–60
 - inverter built around, 245
 - isolated counterpart, 254
 - open-loop gain, 248
 - OPV, 291
 - output voltage, 304
- Opening loops
 - in ac only, 493–96
 - with bias point loss, 488–92
 - flyback example, 490
 - physically, 489
- Open-loop gain, 146
 - circuit changes, 245
 - flyback converter, 294
 - impact on op amp-based transfer functions, 243–52
 - type 2 compensators (shunt regulator), 465
- Open-loop phase margin
 - closed-loop quality factor relationship, 114–15
 - values, selecting, 115

- Open-loop systems, 19–27
 - direct path, 2
 - input, 1
 - outputs, 1, 3
 - perturbations, 3–4
 - phase margin, 110
 - representation, 2
- Operational transconductance amplifier (OTA), 145, 177
 - compensators, 357
 - as current generator, 368
 - driving an optocoupler, 367
 - optocouplers and, 365–70
 - output current, 370, 373
 - type 1 compensators, 358–60
 - type 2 compensators, 360–65
 - type 3 compensators, 370–80
 - use of, 357
 - voltage-controlled current source, 358
- Optocoupler and op amp (type 2)
 - connection methods, 268
 - direct connection, common collector, 273–75
 - direct connection, common emitter, 269–73
 - direct connection, common emitter and UC384X, 275–76
 - dual approach in CC-CV applications, 288–99
 - pull down and fast lane, 276–80
 - pull down with fast lane, common emitter, and UC384X, 280–83
 - pull down without fast lane, 283–88
- Optocoupler and op amp (type 3)
 - direct connection, common collector, 315–19
 - direct connection, common emitter, 319–21
 - direct connection, common emitter, and UC384X, 321–22
 - pull-down with fast lane, 322–28
 - pull down without fast lane, 328–35
- Optocouplers, 346–55
 - ac model, 267
 - bipolar transistor, 346
 - capacitor, 349
 - collector, 349, 508
 - construction representation, 347
 - CTR, 278, 347–48
 - design practices, 354–55
 - elements, 346
 - function of, 346
 - LED dynamic resistance, 351–54
 - LED forward voltage, 267
 - LED resistors, 346
 - LED series resistor, 351
 - light transmission, 346–47
 - loading resistor, 274, 275
 - manufacturing techniques, 346
 - OTA and, 365–70
 - parameters, 267
 - parasitic capacitance, 303
 - pole, 348–50
 - pole, extracting, 350–51
 - pole position, 273
 - small-signal model, 349
 - test fixture biases, 350
 - type 2 compensator directly driving, 272
 - wiring to reveal pole position, 350
- Origin pole
 - circuit changes, 245
 - defined, 140
 - design example, 255–57
 - impact on op amp-based transfer functions, 243–52
 - plus zero, 262–64
 - type 1 compensators (operational amplifiers), 253–57, 345
 - type 1 compensators (OTA), 358–60
 - type 2 compensator (operational amplifiers), 257–61
 - type 2 compensators (OTA), 360–65
 - type 3 compensators (OTA), 370–80
- Origin pole, pole/zero pair type 3
 - compensator
 - ac simulation results, 315
 - component values calculation, 314
 - defined, 308
 - design example, 313–15
 - magnitude, 311
 - phase boost, 308

- phase boost at crossover frequency, 312
- simple form, 311–12
- simulation templates, 313–15
- See also* Type 3 compensators
- Origin pole plus double pole pair, no fast lane (shunt regulator)
 - ac response, 478
 - component values, 474–75
 - current injection, 473
 - defined, 471
 - design example, 474–76
 - LED current, 472
 - LED resistor, 474
 - series resistor, 475
 - test fixture, 477
 - transfer function, 475
 - Zener-based network use, 472
 - Zener resistor, 474
- Origin pole plus double pole/zero pair (shunt regulator)
 - ac response, 471
 - component values, 468
 - current injection, 466
 - defined, 466
 - design example, 468–71
 - design methodology, 468
 - illustrated, 466, 470
 - mid-band gain, 467
 - series resistors, 469
 - transfer function, 468
- Origin pole plus double pole/zero pair (TL431)
 - ac response, 426
 - crossover gain, 421
 - defined, 415
 - design example, 423–24
 - double zero, 423
 - illustrated, 419, 425
 - LED current definition, 415
 - LED series resistor, 422
 - magnitude, 420
 - output voltage, 417
 - parameter list, 423
 - passive elements calculation, 423
 - phase boost, 422, 425
 - voltage error, 420
- Origin pole plus double pole/zero pair, no fast lane (TL431)
 - ac results, 433
 - attenuation, 430
 - cascaded configuration, 426
 - defined, 424–26
 - design example, 429–31
 - double zero, 430
 - illustrated, 427, 432
 - LED resistor, 429
 - magnitude, 428
 - parameter list, 429
 - stabilization, 431
 - total capacitance, 430
- Origin pole plus pole/zero pair (shunt regulator)
 - ac response, 464
 - biasing limits, 459
 - cascading, 458
 - defined, 456
 - design example, 460–65
 - element selection, 463
 - illustrated, 457
 - LED current, 457–58
 - limits affecting design, 465
 - neutralization of pole/zero pair, 462
 - noise immunity, 458
 - open-loop gain, 465
 - output voltage, 457
 - parameter list, 461
 - phase boost, 465
 - power stage transfer function, 461
 - TOPSwitch flyback simulation, 460
 - transfer functions, 461
 - two-pole, two-zero combination, 459
- Origin pole plus pole/zero pair (TL431)
 - component characteristics, 407
 - defined, 403–6
 - design example, 407–8
 - with fast lane, 406
 - gain mismatch, 408
 - LED resistor extraction, 408
 - mid-band gain, 406
 - pole capacitor, 408
 - total capacitance, 408
 - See also* TL431-based compensators

- Oscillations
 - conditions for, 79
 - damping resistors and, 559
 - energy dissipation and, 554
 - losses and, 554
 - taming, 556–62
- Oscillators
 - building, 77–82
 - as control systems, 78
 - formation methods, 554
 - theory, 79–82
- Output capacitor, 139
- Output impedance, 135
 - ac simulation, 220
 - ac sweeping, 175
 - buck, 222–27
 - closed-loop, 141, 174
 - in closed-loop conditions, 138–41
 - converter affected by, 139, 140
 - crossover frequency, 137
 - equation, 142, 149
 - making resistive, 212–21
 - open-loop, 141, 212
 - as purely resistive, 211
 - resistive closed-loop, 217
 - shaping, 210–21
 - as transfer function, 222
 - voltage excursions and, 212
 - voltage-mode implementation, 218
- Output(s)
 - current demand, 58
 - scaling reference to obtain, 143–49
 - setpoint comparison, 143–44
 - time-domain, 54
 - undershoots, 15
- Output voltage
 - isolated Zener-based compensator (shunt regulator), 480
 - isolated Zener-based compensator (TL431), 439
 - nonisolated Zener-based compensator, 441
 - op amp, 304
 - at power up, 303
 - pull down and fast lane (type 3), 323
 - testing, 298
 - type 1 compensators (TL431), 400
 - type 2 compensators (shunt regulator), 457
- Overdamped systems, 103
- Overshoot
 - compensated buck converter and, 207
 - limiting, 211
 - maximum percent, 102, 106
 - power factor corrector (PFC) and, 303
 - quality factor relationship, 106, 107
- P
- Parallel PID formula, 154
- Partial fraction expansion, 41
- Peak-current-mode controller, 307
- Peaking amplitude, 116
- Peak time, 102
- Peaky plot, 174–76
- Perturbations
 - injected in series, 494
 - inserted in control chain, 94
 - inserted source appearance as, 495
 - open-loop systems, 3–4
- Phase boost
 - CCM voltage-mode boost converter, 533
 - creating with pole/zero pair, 189–91
 - double pole/zero pairs, 194–97
 - doubling, 196
 - linear regulators and, 525
 - need for, 184–85
 - origin pole, pole/zero pair type 3 compensator, 308, 312
 - at phase margins, 296
 - poles-zeros placement for, 185–89
 - pull down and fast lane (type 3), 325, 326
 - type 2 compensators (operational amplifier), 260
 - type 2 compensators (shunt regulator), 465
 - type 3 compensators (OTA), 376
 - type 3 compensators (shunt regulator), 466
 - type 3 compensators (TL431), 422

- Phase curve, 86
- Phase difference, 496
- Phase display
 - in mathematical solvers, 230–43
 - in simulators, 230–43
 - SPICE simulator, 237–42
- Phaseextend* routine, 240–41, 243
- Phase functions, minimum versus nonminimum, 87–89
- Phase lag
 - dual-loop approach (CC-CV), 295
 - locally decreasing, 185
 - RHPZ, 65
- Phase lead
 - adjusting, 189
 - calibrated, 188
- Phase margin
 - ac response, 220
 - adjusted, 121
 - CCM voltage-mode boost converter, 530–31
 - crossover frequency comparison, 132
 - cutoff frequency and, 134
 - in DCM, 209
 - decrease at crossover, 502
 - defined, 83
 - delay margin versus, 130–33
 - opening loop to measure, 117–20
 - open-loop system, 110
 - poor, due to phase lag, 183
 - as switching converter, 120–22
- PI compensator
 - ac response, 163
 - creation of, 155
 - electrical construction, 162
 - practical implementation of, 161–63
- PID coefficients
 - adjusting, 168
 - control with, 176
 - known poles and zeros to, 158
- Plant transfer function
 - attenuation, 203
 - identifying, 177
 - plotting with Mathcad, 169
 - poles-zeros placement, 178–79
- Point of load (POL) regulators, 253
- Pole and zero coincident, 299–301
 - defined, 299–300
 - design example, 301–3
 - design parameters, 301–2
- Poles
 - ac response, 187
 - argument derivation, 186
 - cascaded, 112
 - closed-loop, 44
 - coincident, 47
 - defined, 22, 32
 - double, position of, 199
 - first-order system with, 35, 39
 - found by inspection, 35–36
 - frequencies, 33
 - low-frequency, 44
 - obtaining, 33
 - optocoupler, 273, 348–51
 - origin, 140, 243–52
 - placement in compensator, 177
 - position, identifying, 178
 - position, without network analyzer, 351
 - positioning, 12
 - s-plane and, 53
 - static gain plus, 264–66
 - time constants and, 36–39
 - 0-db crossover, 32
 - zeros combined with, 188
- Poles-zeros placement
 - converter stabilization with, 176
 - gain adjustment with integrator, 182–83
 - locally boosting phase at crossover, 183–85
 - mid-band gain adjustment (double pole/zero pair), 197–200
 - mid-band gain adjustment (single pole/zero pair), 191–94
 - in phase boost creation, 185–89
 - phase boost with double pole/zero pair, 194–97
 - plant transfer function, 178–79
 - static error cancelation, 179–82
 - step-by-step technique, 177–78
- Pole-zero method, 30
- Pole/zero pairs
 - defined, 187
 - double, 194–200

- Pole/zero pairs (*cont.*)
 - op amp implementation, 216
 - origin pole and, 308–15
 - phase boost creation with, 189–91
 - single, 187
 - splitting, 189
 - type 2 compensator, 257–61
- Power conversion, 519
- Power converters, 252
- Power factor corrector (PFC), 179
 - output overshoot and, 303
 - preconverter, 307
- Power stage transfer function
 - average model in current-mode, 516
 - bias point loss, 492–93
 - CCM voltage-mode boost converter, 529–33
 - converter compensation, 533–37
 - extracting, 514–15
 - isolated Zener-based compensator, 481
 - loop gain plot, 537
 - at low input voltage and full load, 517
 - type 2 compensator (shunt regulator), 461
- Prefixes, in operations, 569
- Primary-regulated flyback converter
 - capacitor value, 550
 - compensated loop gain, 551
 - compensator plateau gain, 550
 - components values, 550
 - converter stabilization, 545–52
 - dc transfer function, 541
 - defined, 539–40
 - design example, 539–52
 - equations verification, 544–45
 - magnitude at crossover, 549
 - Mathcad sheet, 544
 - Mathcad versus SPICE results, 545
 - output elements, 546
 - power stage, 549
 - SPICE simulation, 545
 - transfer function derivation, 540–44
 - transient response, 551
 - transistor for regulation, 539
 - voltage across injection source, 543
 - voltage across pull-up resistor, 543
- Principle argument, 235
- Propagation delay, 124
- Proper functions, 170
- Proportional gain, 9–10
- Proportional-integral-derivative (PID)
 - compensators, 153–76
 - algorithm, 177
 - blocks, 153, 156
 - bridging to op amp-based circuitry, 157–58
 - in buck converter, 163–69
 - buck converter transient response, 170–71
 - computing, 176
 - control laws, 153, 155
 - defined, 8–9
 - expressions in Laplace domain, 155–57
 - filtered equation, 156–57
 - illustrated, 12
 - implementing, 9, 154
 - parallel formula, 154
 - plotting with Mathcad, 169
 - practical implementations of, 157–61
 - type 3, 159–60
- Pull down and fast lane (type 2)
 - common emitter, and UC384X, 280–83
 - defined, 276–77
 - design example, 279–80
 - LED current, 277, 279
 - LED resistor limit, 279
 - See also* Optocoupler and op amp (type 2)
- Pull down and fast lane (type 3)
 - bias-point-automated simulation template, 328
 - capacitor across optocoupler, 327
 - defined, 322–23
 - design example, 326–28
 - double zero, 327
 - error voltage, 323
 - LED resistors, 325
 - magnitude, 324
 - output voltage, 323
 - phase boost, 325, 326

- poles, zeros, and static gain, 324
- transfer function, 323
- See also* Optocoupler and op amp (type 3)
- Pull down without fast lane (type 2)
 - defined, 283
 - design example, 285–88
 - illustrated, 283
 - See also* Optocoupler and op amp (type 2)
- Pull down without fast lane (type 3)
 - crossover point, 332
 - defined, 328
 - design example, 332–35
 - double zero, 332
 - LED as ac-decoupled, 329
 - LED current, 330
 - magnitude, 331
 - passive elements calculation, 333
 - simulation results, 334
 - Zener diode, 334
 - Zener level, 332
 - See also* Optocoupler and op amp (type 3)
- Pull-up resistors, 294
- Pulse width modulator (PWM), 122
 - block, 163
 - controllers, 353
 - delay, 127
 - gain, 164
 - modulator, 164
 - modulator gain, 124

Q

- Quadrants
 - accounting for, 234–36
 - defined, 232
- Quality factor, 34
 - from Bode plot, 227–30
 - closed-loop system, 110, 112, 113
 - damping ratio relationship to, 106
 - defined, 97
 - group delay and, 229
 - negative, 52
 - overshoot relationship, 106, 107
 - phase rate of change and, 228
 - second-order systems, 98
- Quotients
 - characteristic equation, 78
 - in transfer functions, 231

R

- RC networks
 - moving across upper resistor, 306
 - phase lag, 79
 - third-order, 242
- Rectifiers, rotation of, 300
- Reference sources, 118
- Reference voltage (TL431), 385–86
- Regulators
 - CC-CV, 292
 - fixed setpoint, 173
 - LDO, 520, 521
 - linear, 519–28
 - output, 118
 - point of load (POL), 253
 - shunt, 455–56
- Resistance
 - capacitor port, 225
 - inductor driving, 224
 - load, 298
 - series-parallel association, 225–26
- Resistive divider, 144, 504
- Resistors
 - bias, 390
 - damping, 557–60
 - dc-isolated, 558
 - energy lost in, 555
 - LED, 300, 302, 325
 - LED dynamic, 391, 392
 - LED series, 351, 352, 365
 - losses incurred at, 555
 - negative, 558
 - power dissipation in, 555
 - pull-down, 275, 319
 - pull-up, 294
 - series, 296, 494
 - Zener, 474
 - Zener dropping, 285, 398
- Resonant frequency
 - deriving from observed waveform, 107
 - time distance and, 109
- Response
 - ac, 80
 - complete, 50
 - decaying, 82
 - diverging, 82
 - natural, 50

- Response (*cont.*)
 - self-sustained, 82
 - SISO system, 50
 - time-domain, 52, 53
- Response signals, 22, 23
- Return path, 5
- Right half plane (RHP), 51, 56–66
- Right half plane zero (RHPZ), 53
 - in boost converter, 62–66
 - CCM illustrating presence of, 66
 - effects visualization model, 60–62
 - op amp-based differentiator creation, 74
 - op amp realization, 129
 - phase lag, 65
 - plotting with SPICE, 74–75
- Rise time
 - defined, 102
 - overdamped system, 103
 - undamped system, 104
- RLC network, 97–101
 - compensated buck behavior, 175
 - defined, 97
 - response, 99
 - time-domain response, 102
- Root-locus representation, 55
- Roots
 - conjugate, 34
 - defined, 22
 - denominator, 30, 249
 - imaginary axis approach, 55
 - imaginary conjugates, 48
 - locating position with s -plane, 100
 - loci, plotting, 70–71
 - moving, 43–49
 - quality factor and, 31
 - solving for, 32–39
 - step response for, 47
 - trajectories in complex plane, 54–55
- S
 - Second-order systems
 - classical response, 103
 - closed-loop quality factor, 115
 - critically damped, 99
 - under-damped, parameters, 110
 - damping ratio, 98
 - over-damped, 99
 - parameters summary, 110
 - quality factor, 98
 - RLC circuit, 97–101
 - transient response, 101–10
 - undamped, 100
 - Second stage LC filter
 - ac plot, 452
 - ac results, 454
 - effect on transfer function, 451
 - at flyback converter output, 448
 - impedance modification, 449
 - insertion, 448
 - loading condition change and, 449
 - loop measurements, 452–54
 - mid-band gain, 450
 - resonance frequency, 452
 - simplified approach, 449–50
 - simulation, 450–54
 - SPICE simulation, 453
 - TL431 fast lane and, 452
 - Sensitivity function, 94
 - Series resistors, 296, 494
 - Servo-mechanisms, 5
 - Setpoint
 - fixed, 171–74
 - output comparison to, 143–44
 - Settling time
 - closed-loop, 143
 - defined, 102, 109
 - Shaping, output impedance, 210–21
 - Shunt regulator-based compensators, 455–83
 - illustrated, 484–85
 - isolated Zener-based, 476–83
 - type 2: origin pole plus pole/zero pair, 456
 - type 3: origin pole plus double pole/zero pair, 466–71
 - type 3: origin pole plus double pole/zero pair, no fast lane, 471–76
 - Shunt regulators, 455
 - Signal amplitudes
 - computation with phase angle, 501
 - at crossover, 499, 501
 - crossover frequency and, 502
 - evolution plot, 502
 - phase difference and, 500
 - Signal-to-noise ratio, 503

- Simulation templates, 296, 297
- Sinusoidal sweep, 16
- Slew rate, inductor current, 58–60
- Small-signal analysis, 14
- Soft-start, 306
- SPICE
 - with auto-toggling DCM/CCM, 547
 - averaged models simulations, 518
 - buck average model implementation, 170
 - converter simulation, 515
 - delay built in, 129
 - LC network simulation, 453
 - Monte Carlo analysis in, 252
 - notation, 33
 - opening capacitors/shorting inductors, 36
 - open-loop phase display, 119
 - phase display, 237–42
 - plotting RHPZ with, 74–75
 - primary-regulated flyback converter, 545
 - reflections, 548
 - type 2 compensator simulation, 194, 260
- S-plane
 - poles and zeros placement, 53
 - roots position, 100
- Stability criteria, 77–151
 - minimum versus nonminimum phase functions, 87–89
 - modulus margin, 91–93
 - Nyquist plots, 89–93
- Static errors, 47
 - canceling with integrator, 179–82
 - dc, 140
 - defined, 15–16
- Static gain, 264–66
- Steady-state operation, 14
- Step function, 15–16
- Step load, 174
- Step response
 - illustrated, 148
 - real roots, 47
- Superposition theorem, 144, 245
- Switching converters
 - as closed-loop system, 553
 - crossover frequency, 150
 - crossover frequency placement, 135
 - as noisy, 552
 - phase margin, 120–22
- T
- Tangent
 - angle approaching 90 degrees, 233
 - calculating, 232–34
 - function, 232
 - obtaining, 232
- Taylor series, 128
- Thevenin-equivalent circuit, 138
- Time
 - delay, 103
 - derivatives, 8
 - group delay, 227
 - peak, 102
 - rise, 102, 103–4
 - settling, 102, 109
- Time constants
 - defined, 6
 - derivative term, 10–11
 - factors, combining, 12
 - finding by setting excitation, 69
 - initial condition, 7
 - integral term, 11
 - poles and, 36–39
 - proportional term, 9–10
 - representation, 6
 - shorting input voltage for revealing, 37
 - working with, 7–9
 - zeros and, 36–39
- Time-domain analysis, 19
- Time-domain response, 52, 53, 102
- TL431
 - ac test, 387
 - ac voltage across, 396
 - arrangement (biasing), 392–95
 - cathode, 396
 - component limits (biasing), 395–96
 - current gain of transistors, 384
 - dc gain, 389
 - equivalent circuit architecture, 384
 - fast lane, disabling, 397–99
 - fast lane problem, 396–97
 - frequency compensation, 386
 - impact on gain (biasing), 390–92
 - internal schematic, 384
 - reference voltage, 385–86
 - as Zener diode, 387

- TL431-based compensators, 383–445
 - ac response testing, 431–34
 - defined, 383
 - isolated Zener-based, 434–41
 - nonisolated Zener-based, 441–43
 - nonisolated Zener-based (lower cost version), 443–45
 - simulation schematic, 409
 - type 1: common-collector configuration, 403
 - type 1: origin pole, common-emitter configuration, 399–403
 - type 2: common-collector configuration and UC384X, 411
 - type 2: common-emitter configuration and UC384X, 408–10
 - type 2: disabling the fast lane, 411–15
 - type 2: origin pole plus pole/zero pair, 403–8
 - type 3: origin pole plus double pole/zero pair, 415–24
 - type 3: origin pole plus double pole/zero pair, no fast lane, 424–31
 - Zener-based, 434–41
- TL431 biasing, 390–96
 - arrangement, 392–95
 - component limits, 395–96
 - current, 398
 - impact on gain, 390–92
 - requirements, 394
- TOPSwitch
 - defined, 455
 - flyback simulation, 460
 - internal structure, 456
- Total response, 50
- Transfer functions, 29–66
 - ac, 123, 165
 - Bode plots combined with, 25–27
 - closed-loop system, 94
 - compensator, 215, 217
 - control-to-output, 530
 - excitation and response signals, 22–23
 - expressing, 29–32
 - filtered PID, 160
 - Laplace transform, 20–22
 - loop gain, 213
 - mathematical argument, 239
 - measuring, 487–509
 - op amp-based, 243–52
 - output impedance as, 222
 - partial, 36
 - poles, 33
 - primary-regulated flyback converter, 540–44
 - quotient, 231
 - RC network, 79
 - second-order, 168
 - sinusoidal signals and, 16
 - static gain plus pole, 265
 - strictly proper property, 29
 - time delay block, 125
 - time-domain response, 43
 - transient response and roots, 39–49
 - voltage-mode converter, 202
 - writing, the right way, 31–32
 - zeros, 32–33
- Transient mode, 13–14
- Transient response, 13
 - Buck converter, 170–71
 - in CCM, 209
 - checking, 171
 - forward dc-dc converter, 511
 - output current step, 173
 - primary-regulated flyback converter, 551
 - second-order systems, 101–10
 - s-plane and, 49–55
 - splitting zeros and, 210
 - testing, 527–28
- Transport delay, 124
- Two-step conversion process, 56–58
- Two-storage element circuits, 223
- Type 1 compensators
 - circuit automation, 182
 - gain adjustment with integrator, 182–83
 - illustrated, 336
 - k factor, 340–41
 - op amp output, 277
 - origin pole, 253–57, 345
 - selecting, 200
- Type 1 compensators (OTA), 358–60
 - amplifier output voltage, 358–59
 - crossover pole, 360
 - defined, 358

- design example, 359–60
- illustrated, 358, 381
- Type 1 compensators (TL431)
 - ac response, 405
 - common-collector configuration, 403, 405
 - configuration schematic, 404
 - defined, 399
 - design example, 402–3
 - illustrated, 445
 - magnitude, 401
 - optocoupler pole position, 403
 - origin pole, common-emitter configuration, 399–403
 - output voltage, 400
 - single-stage flyback converter, 402
 - small-signal version, 400
 - transfer function of integrator, 401
 - type 2 configuration, 399
- Type 2 compensators
 - ac simulation, 272
 - ac simulation test fixture, 287
 - argument, 259
 - around op amp, 193
 - asymptotical response, 194
 - components definition with k factor, 345
 - design example, 192–94, 260–61
 - illustrated, 336–38
 - isolated, 300, 337–38
 - isolated, formed from coincident pole and zero, 302
 - isolation with optocoupler, 267–99
 - k factor, 341–42
 - mid-band gain adjustment, 191–92
 - origin pole, plus pole/zero pair, 257–61
 - origin pole plus zero, 262–64
 - phase boost, 260
 - pole and zero coincident to create isolated type 1, 299–301
 - selecting, 200–201
 - SPICE simulation, 194, 260
 - static gain plus pole, 264–66
- Type 2 compensators (OTA)
 - with automated calculations, 366
 - defined, 360
 - design example, 364–65
 - illustrated, 362, 381
 - loading impedance, 360
 - origin pole plus pole/zero pair, 360–65
 - voltage, 360
- Type 2 compensators (shunt regulator)
 - ac response, 464
 - biasing limits, 459
 - defined, 456
 - design example, 460–65
 - element selection, 463
 - illustrated, 457, 484
 - LED current, 457–58
 - limits affecting design, 465
 - noise immunity, 458
 - open-loop gain, 465
 - output voltage, 457
 - parameter list, 461
 - phase boost, 465
 - power stage transfer function, 461
 - stage cascading, 458
 - TOPSwitch flyback simulation, 460
 - two-pole, two-zero combination, 459
- Type 2 compensators (TL431)
 - ac coupling, 419
 - application schematic, 416
 - bipolar transistor, 418
 - common-collector configuration and UC384X, 411
 - common-emitter configuration and UC384X, 408–10
 - dc response, 417
 - disabling fast lane, 411–15
 - isolated with fast lane, 446
 - isolated without fast lane, 446
 - origin pole plus pole/zero pair, 403–8
 - as popular configuration, 403
- Type 3 compensators
 - assembly, 198
 - asymptotic construction, 197, 200
 - with buck converter, 201–10
 - components definition with k factor, 346
 - defined, 160
 - design example, 199–200
 - filtered-PID as, 221
 - frequency response, 159
 - illustrated, 338–40
 - isolated, 339–40
 - isolation with optocoupler, 315–35

- Type 3 compensators (*cont.*)
 - k factor, 342–44
 - mid-band gain adjustment, 197–99
 - origin pole, pole/zero pair, 308–15
 - as same basis as type 2, 199
 - selecting, 201
 - Type 3 compensators (OTA), 370–80
 - ac response, 379
 - complex impedance, 373
 - design example, 377–80
 - illustrated, 372, 381
 - OTA wired in, 378
 - phase boost peak prediction, 376
 - transfer function, 376
 - Type 3 compensators (shunt regulator)
 - ac response, 471
 - component values calculation, 468
 - current injection, 466–67
 - defined, 466
 - design example, 468–71
 - design methodology, 468
 - illustrated, 466, 470, 484–85
 - maximum crossover frequency, 468–69
 - mid-band gain, 467
 - origin pole plus double pole/zero pair,
 - no fast lane, 471–76
 - phase boost, 466
 - series resistor, 469
 - transfer function, 468
 - Type 3 compensators (TL431)
 - illustrated, 447
 - origin pole plus double pole/zero pair,
 - 415–24
 - origin pole plus double pole/zero pair,
 - no fast lane, 424–31
- U**
- UC384X
 - common-collector configuration (TL431), 411
 - common-emitter configuration (TL431), 408–10
 - implementation without op amp, 282
 - pull down and fast lane, common emitter and, 280–83
 - type 2 compensators, 275–76
 - type 3 compensators, 321–22
- Unconditionally stable systems, 84
- Undamped systems, 104
- Undershoot
 - capacitive, 138
 - crossover frequency increase and, 149
 - limiting, 211
- Unity gain, 110
- Unity step function, 40
- V**
- Variables, this book, 567–69
- Variation slope, 138
- Vector sum, 495, 496, 500
- Voltage
 - adaptive positioning, 212
 - base-emitter, 385
 - control, 10–11
 - error, 10, 118
 - LED forward, 267
 - loop gain response, 298
 - minimum, appearing across collector,
 - emitter junction, 267
 - noninverting pin, 290
 - reference, 118, 385–86
 - slope, 19
 - variations at injection points, 496–504
 - Zener, 284–85, 387
 - See also* Output voltage
- Voltage-mode converter, 201–2
 - DCM, 204
 - transfer function, 202
- X**
- X-by-wire, 3
- Z**
- Zener-based compensators
 - isolated, 434–41
 - nonisolated, 441–43
 - nonisolated (lower cost version), 443–44
- Zener-based networks, 289
- Zener diodes
 - bias current, 435
 - capacitor in parallel with, 399
 - disabling fast lane (TL431), 414–15
- Zener dropping resistors, 285, 398

Zener voltage, 284–85, 387

0-db crossover pole, 32

Zero expression, 68

Zeros

ac response, 186

conjugate pair, 176

defined, 12, 32

finding, 33, 38

first-order system with, 35

found by inspection, 35–36

frequencies, 33

origin pole plus, 262–64

poles combined with, 188

position, identifying, 178

s-plane and, 53

splitting, 209–10

time constants and, 36–39

Ziegler-Nichols approximation, 177

